Home
last modified time | relevance | path

Searched refs:RB (Results 1 – 25 of 78) sorted by relevance

1234

/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCInstrSPE.td19 bits<5> RB;
25 let Inst{16-20} = RB;
32 let RB = 0;
46 bits<5> RB;
51 let Inst{16-20} = RB;
60 bits<5> RB;
66 let Inst{16-20} = RB;
73 let RB = 0;
87 bits<5> RB;
94 let Inst{16-20} = RB;
[all …]
H A DPPCInstrFuture.td19 bits<5> RB;
28 let Inst{16-20} = RB;
50 (ins g8rc:$RA, g8rc:$RB, u1imm:$L),
51 "subfus", "$RT, $L, $RA, $RB", []>;
H A DPPCExpandAtomicPseudoInsts.cpp156 Register RB = MI.getOperand(3).getReg(); in expandAtomicRMW128() local
162 BuildMI(CurrentMBB, DL, LL, Old).addReg(RA).addReg(RB); in expandAtomicRMW128()
204 BuildMI(CurrentMBB, DL, SC).addReg(Scratch).addReg(RA).addReg(RB); in expandAtomicRMW128()
233 Register RB = MI.getOperand(3).getReg(); in expandAtomicCmpSwap128() local
266 BuildMI(CurrentMBB, DL, LL, Old).addReg(RA).addReg(RB); in expandAtomicCmpSwap128()
286 BuildMI(CurrentMBB, DL, SC).addReg(Scratch).addReg(RA).addReg(RB); in expandAtomicCmpSwap128()
295 BuildMI(CurrentMBB, DL, SC).addReg(Old).addReg(RA).addReg(RB); in expandAtomicCmpSwap128()
H A DPPCInstrHTM.td106 def : Pat<(int_ppc_tabortwc i32:$TO, i32:$RA, i32:$RB),
107 (TABORTWC (HTM_get_imm imm:$TO), $RA, $RB)>;
112 def : Pat<(int_ppc_tabortdc i32:$TO, i32:$RA, i32:$RB),
113 (TABORTDC (HTM_get_imm imm:$TO), $RA, $RB)>;
H A DPPCInstrFormats.td576 bits<5> RB;
582 let Inst{16-20} = RB;
592 bits<5> RB;
597 let Inst{16-20} = RB;
626 bits<5> RB;
629 let Inst{16-20} = RB;
753 // [PO RT /// RB XO RC]
957 // [PO RT RA RB XO /]
964 bits<5> RB;
972 let Inst{16-20} = RB;
[all …]
/openbsd-src/gnu/llvm/compiler-rt/lib/sanitizer_common/tests/
H A Dsanitizer_ring_buffer_test.cpp36 RingBuffer<T> *RB; in TestRB() local
39 RB = RingBuffer<T>::New(Size); in TestRB()
40 EXPECT_EQ(RB->size(), Size); in TestRB()
41 RB->Delete(); in TestRB()
44 RB = RingBuffer<T>::New(4); in TestRB()
45 EXPECT_EQ(RB->size(), 4U); in TestRB()
47 EXPECT_EQ((int64_t)(*RB)[0], (int64_t)a0); \ in TestRB()
48 EXPECT_EQ((int64_t)(*RB)[1], (int64_t)a1); \ in TestRB()
49 EXPECT_EQ((int64_t)(*RB)[2], (int64_t)a2); \ in TestRB()
50 EXPECT_EQ((int64_t)(*RB)[3], (int64_t)a3); in TestRB()
[all …]
/openbsd-src/gnu/usr.bin/binutils-2.17/opcodes/
H A Dppc-opc.c405 #define RB RAOPT + 1 macro
412 #define RBS RB + 1
1924 { "macchw", XO(4,172,0,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1925 { "macchw.", XO(4,172,0,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1926 { "macchwo", XO(4,172,1,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1927 { "macchwo.", XO(4,172,1,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1928 { "macchws", XO(4,236,0,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1929 { "macchws.", XO(4,236,0,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1930 { "macchwso", XO(4,236,1,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1931 { "macchwso.", XO(4,236,1,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
[all …]
H A Dopenrisc-opc.c218 { { MNEM, ' ', OP (RA), ',', OP (RB), 0 } },
254 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
260 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
266 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
272 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
284 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
296 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
308 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
320 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
332 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
[all …]
H A Dxstormy16-opc.c370 { { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', OP (RS), ',', OP (IMM12), ')', 0 } },
376 …{ { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', OP (RS), '+', '+', ',', OP (IMM12), ')'…
382 …{ { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', '-', '-', OP (RS), ',', OP (IMM12), ')'…
388 { { MNEM, OP (WS2), ' ', '(', OP (RB), ',', OP (RS), ',', OP (IMM12), ')', ',', OP (RDM), 0 } },
394 …{ { MNEM, OP (WS2), ' ', '(', OP (RB), ',', OP (RS), '+', '+', ',', OP (IMM12), ')', ',', OP (RDM)…
400 …{ { MNEM, OP (WS2), ' ', '(', OP (RB), ',', '-', '-', OP (RS), ',', OP (IMM12), ')', ',', OP (RDM)…
/openbsd-src/gnu/usr.bin/binutils/opcodes/
H A Dppc-opc.c396 #define RB RAOPT + 1 macro
403 #define RBS RB + 1
1860 { "macchw", XO(4,172,0,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1861 { "macchw.", XO(4,172,0,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1862 { "macchwo", XO(4,172,1,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1863 { "macchwo.", XO(4,172,1,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1864 { "macchws", XO(4,236,0,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1865 { "macchws.", XO(4,236,0,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1866 { "macchwso", XO(4,236,1,0), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
1867 { "macchwso.", XO(4,236,1,1), XO_MASK, PPC405|PPC440, { RT, RA, RB } },
[all …]
H A Dopenrisc-opc.c218 { { MNEM, ' ', OP (RA), ',', OP (RB), 0 } },
254 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
260 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
266 { { MNEM, ' ', OP (UI16NC), '(', OP (RA), ')', ',', OP (RB), 0 } },
272 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
284 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
296 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
308 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
320 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
332 { { MNEM, ' ', OP (RD), ',', OP (RA), ',', OP (RB), 0 } },
[all …]
H A Dxstormy16-opc.c370 { { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', OP (RS), ',', OP (IMM12), ')', 0 } },
376 …{ { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', OP (RS), '+', '+', ',', OP (IMM12), ')'…
382 …{ { MNEM, OP (WS2), ' ', OP (RDM), ',', '(', OP (RB), ',', '-', '-', OP (RS), ',', OP (IMM12), ')'…
388 { { MNEM, OP (WS2), ' ', '(', OP (RB), ',', OP (RS), ',', OP (IMM12), ')', ',', OP (RDM), 0 } },
394 …{ { MNEM, OP (WS2), ' ', '(', OP (RB), ',', OP (RS), '+', '+', ',', OP (IMM12), ')', ',', OP (RDM)…
400 …{ { MNEM, OP (WS2), ' ', '(', OP (RB), ',', '-', '-', OP (RS), ',', OP (IMM12), ')', ',', OP (RDM)…
/openbsd-src/gnu/llvm/clang/lib/Rewrite/
H A DHTMLRewrite.cpp58 void html::HighlightRange(RewriteBuffer &RB, unsigned B, unsigned E, in HighlightRange() argument
62 RB.InsertTextAfter(B, StartTag); in HighlightRange()
63 RB.InsertTextBefore(E, EndTag); in HighlightRange()
77 RB.InsertTextBefore(LastNonWhiteSpace+1, EndTag); in HighlightRange()
96 RB.InsertTextAfter(i, StartTag); in HighlightRange()
116 RewriteBuffer &RB = R.getEditBuffer(FID); in EscapeText() local
129 RB.ReplaceText(FilePos, 1, "&nbsp;"); in EscapeText()
133 RB.ReplaceText(FilePos, 1, "<hr>"); in EscapeText()
142 RB.ReplaceText(FilePos, 1, in EscapeText()
146 RB.ReplaceText(FilePos, 1, StringRef(" ", NumSpaces)); in EscapeText()
[all …]
H A DRewriter.cpp162 const RewriteBuffer &RB = I->second; in getRangeSize() local
163 EndOff = RB.getMappedOffset(EndOff, opts.IncludeInsertsAtEndOfRange); in getRangeSize()
164 StartOff = RB.getMappedOffset(StartOff, !opts.IncludeInsertsAtBeginOfRange); in getRangeSize()
213 const RewriteBuffer &RB = I->second; in getRewrittenText() local
214 EndOff = RB.getMappedOffset(EndOff, true); in getRewrittenText()
215 StartOff = RB.getMappedOffset(StartOff); in getRewrittenText()
223 RewriteBuffer::iterator Start = RB.begin(); in getRewrittenText()
399 RewriteBuffer &RB = getEditBuffer(FID); in IncreaseIndentation() local
407 RB.InsertText(offs, indent, /*InsertAfter=*/false); in IncreaseIndentation()
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/
H A DRDFRegisters.h118 bool alias(RegisterRef RA, RegisterRef RB) const { in alias()
120 return !isRegMaskId(RB.Reg) ? aliasRR(RA, RB) : aliasRM(RA, RB); in alias()
121 return !isRegMaskId(RB.Reg) ? aliasRM(RB, RA) : aliasMM(RA, RB); in alias()
163 bool aliasRR(RegisterRef RA, RegisterRef RB) const;
182 static bool isCoverOf(RegisterRef RA, RegisterRef RB, in isCoverOf()
184 return RegisterAggr(PRI).insert(RA).hasCoverOf(RB); in isCoverOf()
/openbsd-src/gnu/llvm/clang/lib/Frontend/Rewrite/
H A DRewriteMacros.cpp94 RewriteBuffer &RB = Rewrite.getEditBuffer(SM.getMainFileID()); in RewriteMacrosInInput() local
133 RB.InsertTextAfter(SM.getFileOffset(RawTok.getLocation()), "//"); in RewriteMacrosInInput()
139 RB.InsertTextAfter(SM.getFileOffset(RawTok.getLocation()), "//"); in RewriteMacrosInInput()
169 RB.InsertTextAfter(RawOffs, &" /*"[HasSpace]); in RewriteMacrosInInput()
187 RB.InsertTextBefore(EndPos, "*/"); in RewriteMacrosInInput()
203 RB.InsertTextBefore(InsertPos, Expansion); in RewriteMacrosInInput()
/openbsd-src/gnu/llvm/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_ring_buffer.h27 RingBuffer *RB = reinterpret_cast<RingBuffer*>(Ptr); in New() local
29 RB->last_ = RB->next_ = reinterpret_cast<T*>(End - sizeof(T)); in New()
30 return RB; in New()
/openbsd-src/gnu/llvm/clang/lib/StaticAnalyzer/Checkers/
H A DMacOSXAPIChecker.cpp77 const MemRegion *RB = R->getBaseRegion(); in CheckDispatchOnce() local
78 const MemSpaceRegion *RS = RB->getMemorySpace(); in CheckDispatchOnce()
96 if (const VarRegion *VR = dyn_cast<VarRegion>(RB)) { in CheckDispatchOnce()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/
H A DCSEInfo.cpp352 GISelInstProfileBuilder::addNodeIDRegType(const RegisterBank *RB) const { in addNodeIDRegType()
353 ID.AddPointer(RB); in addNodeIDRegType()
395 if (const auto *RB = RCOrRB.dyn_cast<const RegisterBank *>()) in addNodeIDReg() local
396 addNodeIDRegType(RB); in addNodeIDReg()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/
H A DReturnProtectorLowering.cpp258 for (auto &RB : RestoreBlocks) { in determineReturnProtectorRegister() local
259 for (auto &RBI : RB->terminators()) { in determineReturnProtectorRegister()
265 for (auto &SuccMBB : RB->successors()) in determineReturnProtectorRegister()
H A DRDFRegisters.cpp136 bool PhysicalRegisterInfo::aliasRR(RegisterRef RA, RegisterRef RB) const { in aliasRR()
138 assert(Register::isPhysicalRegister(RB.Reg)); in aliasRR()
141 MCRegUnitMaskIterator UMB(RB.Reg, &TRI); in aliasRR()
152 if (PB.second.any() && (PB.second & RB.Mask).none()) { in aliasRR()
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.cpp257 auto *RB = getRegBank(MI.getOperand(0).getReg(), MRI, TRI); in hasFPConstraints() local
258 if (RB == &PPC::FPRRegBank) in hasFPConstraints()
260 if (RB == &PPC::GPRRegBank) in hasFPConstraints()
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86InstructionSelector.cpp74 unsigned getLoadStoreOp(const LLT &Ty, const RegisterBank &RB, unsigned Opc,
129 const TargetRegisterClass *getRegClass(LLT Ty, const RegisterBank &RB) const;
171 X86InstructionSelector::getRegClass(LLT Ty, const RegisterBank &RB) const { in getRegClass()
172 if (RB.getID() == X86::GPRRegBankID) { in getRegClass()
182 if (RB.getID() == X86::VECRRegBankID) { in getRegClass()
252 const RegisterBank &RB = *RegClassOrBank.get<const RegisterBank *>(); in selectDebugInstr() local
253 RC = getRegClass(Ty, RB); in selectDebugInstr()
434 const RegisterBank &RB, in getLoadStoreOp() argument
443 if (X86::GPRRegBankID == RB.getID()) in getLoadStoreOp()
446 if (X86::GPRRegBankID == RB.getID()) in getLoadStoreOp()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp155 const RegisterBank &RB,
514 getRegClassForTypeOnBank(LLT Ty, const RegisterBank &RB, in getRegClassForTypeOnBank() argument
516 if (RB.getID() == AArch64::GPRRegBankID) { in getRegClassForTypeOnBank()
528 if (RB.getID() == AArch64::FPRRegBankID) { in getRegClassForTypeOnBank()
550 getMinClassForRegBank(const RegisterBank &RB, unsigned SizeInBits, in getMinClassForRegBank() argument
552 unsigned RegBankID = RB.getID(); in getMinClassForRegBank()
614 static unsigned getMinSizeForRegBank(const RegisterBank &RB) { in getMinSizeForRegBank() argument
615 switch (RB.getID()) { in getMinSizeForRegBank()
928 const RegisterBank &RB = *RegClassOrBank.get<const RegisterBank *>(); in selectDebugInstr() local
929 RC = getRegClassForTypeOnBank(Ty, RB); in selectDebugInstr()
[all …]
/openbsd-src/regress/lib/libcrypto/x509/bettertls/certificates/
H A D2178.key7 RB/IVTlQ6gmzZfBKnrQvKrNMS9VLFNmCLuIc7wIDAQABAoIBAHMxNvshMd0vTNdY

1234