Home
last modified time | relevance | path

Searched refs:ORI (Results 1 – 25 of 32) sorted by relevance

12

/openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/MCTargetDesc/
H A DLoongArchMatInt.cpp35 Insts.push_back(Inst(LoongArch::ORI, Lo12)); in generateInstSeq()
41 Insts.push_back(Inst(LoongArch::ORI, Lo12)); in generateInstSeq()
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCMacroFusion.def116 FUSION_FEATURE(OriOris, hasWideImmFusion, 1, FUSION_OP_SET(ORI, ORI8),
121 FUSION_OP_SET(ORI, ORI8))
125 FUSION_OP_SET(ORI, ORI8))
H A DPPCBack2BackFusion.def151 ORI,
685 ORI,
H A DPPCExpandISEL.cpp455 TII->get(isISEL8(*MI) ? PPC::ORI8 : PPC::ORI)) in populateBlocks()
H A DPPCPreEmitPeephole.cpp439 BuildMI(MBB, IP, dl, TII->get(PPC::ORI), InDSCR) in runOnMachineFunction()
H A DPPCAsmPrinter.cpp1478 MCInstBuilder(PPC::ORI).addReg(PPC::X2).addReg(PPC::X2).addImm(0)); in emitInstruction()
1481 MCInstBuilder(PPC::ORI).addReg(PPC::X2).addReg(PPC::X2).addImm(0)); in emitInstruction()
2783 MCInstBuilder(PPC::ORI).addReg(PPC::R0).addReg(PPC::R0).addImm(0)); in emitInstruction()
H A DPPCFrameLowering.cpp1300 BuildMI(MBB, MBBI, DL, TII.get(isPPC64 ? PPC::ORI8 : PPC::ORI), TempReg) in inlineStackProbe()
1587 : PPC::ORI ); in emitEpilogue()
2544 unsigned ORIInstr = is64Bit ? PPC::ORI8 : PPC::ORI; in eliminateCallFramePseudoInstr()
H A DPPCInstrInfo.cpp3339 BuildMI(MBB, MBBI, DL, get(isPPC64 ? PPC::ORI8 : PPC::ORI), Reg) in materializeImmPostRA()
3409 Opc == PPC::ORI || Opc == PPC::ORI8 || Opc == PPC::XORI || in getForwardingDefMI()
4069 case PPC::OR: III.ImmOpcode = PPC::ORI; break; in instrHasImmForm()
4771 case PPC::ORI: in simplifyToLI()
4777 if (Opc == PPC::ORI || Opc == PPC::ORI8) in simplifyToLI()
5450 case PPC::ORI: in isSignOrZeroExtended()
H A DPPCInstrInfo.td2233 def ORI : DForm_4<24, (outs gprc:$dst), (ins gprc:$src1, u16imm:$src2),
2316 def : InstAlias<"nop", (ORI R0, R0, 0)>;
3011 // Arbitrary immediate support. Implement in terms of LIS/ORI.
3013 (ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>;
3026 (ORIS (ORI $in, (LO16 imm:$imm)), (HI16 imm:$imm))>;
4978 dag Lo1 = (ORI (LIS 0x5555), 0x5555);
4979 dag Hi1 = (ORI (LIS 0xAAAA), 0xAAAA);
4980 dag Lo2 = (ORI (LIS 0x3333), 0x3333);
4981 dag Hi2 = (ORI (LIS 0xCCCC), 0xCCCC);
4982 dag Lo4 = (ORI (LIS 0x0F0F), 0x0F0F);
[all …]
H A DPPCFastISel.cpp1321 Opc = PPC::ORI; in SelectBinaryIntOp()
2137 TII.get(IsGPRC ? PPC::ORI : PPC::ORI8), ResultReg) in PPCMaterialize32BitInt()
H A DP10InstrResources.td906 NOP, NOP_GT_PWR6, NOP_GT_PWR7, ORI, ORI8,
/openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/
H A DRISCVSExtWRemoval.cpp87 case RISCV::ORI: in isSignExtendingOpW()
198 case RISCV::ORI: in isSignExtendedW()
H A DRISCVAsmPrinter.cpp373 MCInstBuilder(RISCV::ORI).addReg(RISCV::X6).addReg(Reg).addImm(0xF), in EmitHwasanMemaccessSymbols()
H A DRISCVInstrInfoZb.td86 // Checks if this mask has a single 1 bit and cannot be used with ORI/XORI.
111 // Check if (or r, imm) can be optimized to (BSETI (ORI r, i0), i1),
583 (BSETI (ORI GPR:$r, (BSETINVORIMaskLow BSETINVORIMask:$i)),
H A DRISCVInstrInfo.td652 def ORI : ALU_ri<0b110, "ori">;
1040 (ORI GPR:$rd, GPR:$rs1, simm12:$imm12)>;
1235 def : PatGprSimm12<or, ORI>;
1789 (ORI GPR:$rs1, u32simm12:$imm)>;
H A DRISCVInstrInfo.cpp1226 case RISCV::ORI: in isAsCheapAsAMove()
2645 case RISCV::ORI: { in hasAllNBitUsers()
H A DRISCVISelDAGToDAG.cpp661 case ISD::OR: BinOpc = RISCV::ORI; break; in tryShrinkShlLogicImm()
2381 case RISCV::ORI: { in hasAllNBitUsers()
/openbsd-src/gnu/llvm/llvm/lib/Transforms/IPO/
H A DPartialInlining.cpp185 SmallVector<OutlineRegionInfo, 4> ORI; member
549 OutliningInfo->ORI.push_back(RegInfo); in computeOutliningColdRegionsInfo()
1031 OI->ORI) { in FunctionCloner()
1043 ClonedOMRI->ORI.push_back(MappedRegionInfo); in FunctionCloner()
1139 if (ClonedOMRI->ORI.empty()) in doMultiRegionFunctionOutlining()
1156 ClonedOMRI->ORI) { in doMultiRegionFunctionOutlining()
/openbsd-src/gnu/llvm/lldb/source/Plugins/Instruction/RISCV/
H A DRISCVInstructions.h125 I_TYPE_INST(ORI);
277 SLTIU, XORI, ORI, ANDI, ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND,
H A DEmulateInstructionRISCV.cpp441 {"ORI", 0x707F, 0x6013, DecodeIType<ORI>},
755 bool operator()(ORI inst) { in operator ()()
/openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/
H A DLoongArchExpandPseudoInsts.cpp204 BuildMI(MBB, MBBI, DL, TII->get(LoongArch::ORI), DestReg) in expandLoadAddressTLSLE()
H A DLoongArchInstrInfo.cpp163 case LoongArch::ORI: in movImm()
H A DLoongArchInstrInfo.td503 def ORI : ALU_2RI12<0b0000001110, "ori", uimm12_ori>;
858 def : PatGprImm<or, ORI, uimm12>;
/openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/AsmParser/
H A DLoongArchAsmParser.cpp774 case LoongArch::ORI: in emitLAInstSeq()
838 LoongArch::ORI, LoongArchMCExpr::VK_LoongArch_ABS_LO12)); in emitLoadAddressAbs()
955 LoongArch::ORI, LoongArchMCExpr::VK_LoongArch_TLS_LE_LO12)); in emitLoadAddressTLSLE()
/openbsd-src/gnu/llvm/llvm/lib/Target/AVR/
H A DAVRInstrInfo.td943 // Mnemonic alias to 'ORI Rd, K'. Same bit pattern, same operands,
949 /* Disable display, so we don't override ORI */ 0>;

12