| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | LiveRangeShrink.cpp | 166 const MachineOperand *DefMO = nullptr; in runOnMachineFunction() local
187 if (DefMO) { in runOnMachineFunction()
191 DefMO = &MO; in runOnMachineFunction()
192 } else if (MRI.hasOneNonDBGUse(Reg) && MRI.hasOneDef(Reg) && DefMO && in runOnMachineFunction()
193 MRI.getRegClass(DefMO->getReg()) == in runOnMachineFunction()
218 if (DefMO && Insert && NumEligibleUse > 1 && Barrier <= IOM[Insert]) { in runOnMachineFunction()
|
| H A D | CodeGenCommonISel.cpp | 251 for (auto *DefMO : DbgUsers) { in salvageDebugInfoForDbgValue() local
252 MachineInstr *DbgMI = DefMO->getParent(); in salvageDebugInfoForDbgValue()
257 int UseMOIdx = DbgMI->findRegisterUseOperandIdx(DefMO->getReg()); in salvageDebugInfoForDbgValue()
258 assert(UseMOIdx != -1 && DbgMI->hasDebugOperandForReg(DefMO->getReg()) && in salvageDebugInfoForDbgValue()
|
| H A D | FixupStatepointCallerSaved.cpp | 485 MachineOperand &DefMO = MI.getOperand(I); in rewriteStatepoint() local
486 assert(DefMO.isReg() && DefMO.isDef() && "Expected Reg Def operand"); in rewriteStatepoint()
487 Register Reg = DefMO.getReg(); in rewriteStatepoint()
488 assert(DefMO.isTied() && "Def is expected to be tied"); in rewriteStatepoint()
|
| H A D | MachineLICM.cpp | 1086 MachineOperand &DefMO = MI.getOperand(i); in IsCheapInstruction() local
1087 if (!DefMO.isReg() || !DefMO.isDef()) in IsCheapInstruction()
1090 Register Reg = DefMO.getReg(); in IsCheapInstruction()
|
| H A D | MachineFunction.cpp | 1179 for (const auto &DefMO : DefMI.operands()) { in finalizeDebugInstrRefs() local
1180 if (DefMO.isReg() && DefMO.isDef() && DefMO.getReg() == Reg) in finalizeDebugInstrRefs()
|
| H A D | ModuloSchedule.cpp | 1621 for (MachineOperand &DefMO : MI->defs()) { in filterInstructions()
1623 for (MachineInstr &UseMI : MRI.use_instructions(DefMO.getReg())) { in filterInstructions()
1632 Sub.first->substituteRegister(DefMO.getReg(), Sub.second, /*SubIdx=*/0, in filterInstructions()
1935 for (MachineOperand &DefMO : MI->defs()) { in rewriteUsesOf()
1937 for (MachineInstr &UseMI : MRI.use_instructions(DefMO.getReg())) { in rewriteUsesOf()
1946 Sub.first->substituteRegister(DefMO.getReg(), Sub.second, /*SubIdx=*/0, in rewriteUsesOf()
|
| H A D | MachineInstr.cpp | 1108 MachineOperand &DefMO = getOperand(DefIdx); in tieOperands() local
1110 assert(DefMO.isDef() && "DefIdx must be a def operand"); in tieOperands()
1112 assert(!DefMO.isTied() && "Def is already tied to another use"); in tieOperands()
1128 DefMO.TiedTo = std::min(UseIdx + 1, TiedMax); in tieOperands()
|
| H A D | RegisterCoalescer.cpp | 1368 MachineOperand &DefMO = NewMI.getOperand(0); in reMaterializeTrivialDef() local
1369 if (DefMO.getSubReg() == DstIdx) { in reMaterializeTrivialDef()
1389 DefMO.setIsUndef(false); // Only subregs can have def+undef. in reMaterializeTrivialDef()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TileShapeInfo.h | 73 for (const MachineOperand &DefMO : MRI->def_operands(Reg)) { in deduceImm() local
74 const auto *MI = DefMO.getParent(); in deduceImm()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyExplicitLocals.cpp | 199 for (MachineOperand &DefMO : Def->explicit_uses()) { in findStartOfTree()
200 if (!DefMO.isReg()) in findStartOfTree()
202 return findStartOfTree(DefMO, MRI, MFI); in findStartOfTree()
|
| H A D | WebAssemblyRegStackify.cpp | 649 MachineOperand &DefMO = Def->getOperand(0); in moveAndTeeForMultiUse() local
653 .addReg(DefReg, getUndefRegState(DefMO.isDead())); in moveAndTeeForMultiUse()
655 DefMO.setReg(DefReg); in moveAndTeeForMultiUse()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIPeepholeSDWA.cpp | 296 for (auto &DefMO : DefInstr->defs()) { in findSingleRegDef() local
297 if (DefMO.isReg() && DefMO.getReg() == Reg->getReg()) in findSingleRegDef()
298 return &DefMO; in findSingleRegDef()
|
| H A D | SIInsertWaitcnts.cpp | 652 MachineOperand &DefMO = Inst.getOperand(I); in updateByEvent() local
653 if (DefMO.isReg() && DefMO.isDef() && in updateByEvent()
654 TRI->isVGPR(*MRI, DefMO.getReg())) { in updateByEvent()
656 TRI->getEncodingValue(AMDGPU::getMCReg(DefMO.getReg(), *ST)), in updateByEvent()
|
| H A D | SIInstrInfo.h | 842 const MachineOperand &DefMO) const { in isInlineConstant() argument
848 return isInlineConstant(DefMO, MI.getDesc().operands()[OpIdx]); in isInlineConstant()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 449 const MachineOperand &DefMO, unsigned Reg,
|
| H A D | ARMBaseInstrInfo.cpp | 4387 const MachineOperand &DefMO = DefMI.getOperand(DefIdx); in getOperandLatency() local
4388 Register Reg = DefMO.getReg(); in getOperandLatency()
4410 ItinData, *ResolvedDefMI, DefIdx, ResolvedDefMI->getDesc(), DefAdj, DefMO, in getOperandLatency()
4417 const MachineOperand &DefMO, unsigned Reg, const MachineInstr &UseMI, in getOperandLatencyImpl() argument
4445 if (DefMO.isImplicit() || UseMI.getOperand(UseIdx).isImplicit()) in getOperandLatencyImpl()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 4303 const MachineOperand &DefMO = DefMI.getOperand(DefIdx); in getOperandLatency() local
4305 if (DefMO.isReg() && DefMO.getReg().isPhysical()) { in getOperandLatency()
4306 if (DefMO.isImplicit()) { in getOperandLatency()
4307 for (MCSuperRegIterator SR(DefMO.getReg(), &HRI); SR.isValid(); ++SR) { in getOperandLatency()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 178 const MachineOperand &DefMO = DefMI.getOperand(DefIdx); in getOperandLatency() local
179 Register Reg = DefMO.getReg(); in getOperandLatency()
|