Home
last modified time | relevance | path

Searched refs:isNullConstant (Results 1 – 18 of 18) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp1862 if (isNullConstant(Op1)) in EmitCmp()
1914 if (Op0.hasOneUse() && isNullConstant(Op1) && in LowerSETCC()
1925 if ((isOneConstant(Op1) || isNullConstant(Op1)) && in LowerSETCC()
1932 bool Invert = (CC == ISD::SETNE) ^ isNullConstant(Op1); in LowerSETCC()
1950 if (!isNullConstant(Op1)) { in LowerSETCC()
2037 isNullConstant(Cond.getOperand(1).getOperand(0))) { in LowerSELECT()
2051 if (isNullConstant(Y) && in LowerSELECT()
2076 if (!isNullConstant(Op2)) in LowerSELECT()
2185 (isNullConstant(Op1) || isNullConstant(Op2))) { in LowerSELECT()
2253 isNullConstant(Cond.getOperand(1)) && in LowerBRCOND()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp2190 if (CC != ISD::SETEQ || !isNullConstant(SetCC.getOperand(1)) || in foldAddSubBoolOfMaskedVal()
2284 if (isNullConstant(N1)) in visitADDLike()
2564 if (isNullConstant(N1)) in visitADDSAT()
2699 if (N1.getOpcode() == ISD::ADDCARRY && isNullConstant(N1.getOperand(1)) && in visitADDLikeCommutative()
2732 if (isNullConstant(N1)) in visitADDC()
2840 if (N1.getOpcode() == ISD::ADDCARRY && isNullConstant(N1.getOperand(1))) { in visitUADDOLike()
2889 if (isNullConstant(CarryIn)) { in visitADDCARRY()
2896 if (isNullConstant(N0) && isNullConstant(N1)) { in visitADDCARRY()
2928 if (isNullConstant(CarryIn)) { in visitSADDO_CARRY()
2974 isNullConstant(Carry0.getOperand(1))) { in combineADDCARRYDiamond()
[all …]
H A DTargetLowering.cpp787 (isNullConstant(Op1) || ISD::isBuildVectorAllZeros(Op1.getNode()))) in SimplifyMultipleUseDemandedBits()
1429 (isNullConstant(Op1) || ISD::isBuildVectorAllZeros(Op1.getNode()))) in SimplifyDemandedBits()
2549 (isNullConstant(SrcOp) || isNullFPConstant(SrcOp))) { in SimplifyDemandedVectorElts()
2664 KnownZero.setBitVal(Idx, isNullConstant(Scl) || isNullFPConstant(Scl)); in SimplifyDemandedVectorElts()
5587 turnVectorIntoSplatVector(PAmts, isNullConstant); in prepareUREMEqFold()
5836 turnVectorIntoSplatVector(PAmts, isNullConstant); in prepareSREMEqFold()
H A DSelectionDAG.cpp3592 if (isNullConstant(N1)) in computeOverflowKind()
5122 if (Divisor.isUndef() || isNullConstant(Divisor)) in isUndef()
5128 isNullConstant(V); }); in isUndef()
9442 bool llvm::isNullConstant(SDValue V) { in isNullConstant() function in llvm
9807 !isNullConstant(Extract->getOperand(1))) in matchBinOpReduction()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp4487 isNullConstant(BitcastOp->getOperand(0))) in isFloatingPointZero()
4608 if (isNullConstant(RHS)) { in getARMCmp()
5174 if (isNullConstant(LowerSatConstant)) { in LowerSELECT_CC()
5498 if (LHS.getResNo() == 1 && (isOneConstant(RHS) || isNullConstant(RHS)) && in LowerBR_CC()
9616 isNullConstant(N->getOperand(0)))); in isZeroVector()
11762 return AllOnes ? isAllOnesConstant(N) : isNullConstant(N); in isZeroOrAllOnes()
12362 if (!isNullConstant(UmlalNode->getOperand(3))) in AddCombineTo64bitUMAAL()
12365 if ((isNullConstant(AddeNode->getOperand(0)) && in AddCombineTo64bitUMAAL()
12368 isNullConstant(AddeNode->getOperand(1)))) { in AddCombineTo64bitUMAAL()
12396 isNullConstant(AddeNode->getOperand(0)) && in PerformUMLALCombine()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp5782 return isNullConstant(Elt) || isNullFPConstant(Elt); in isZeroNode()
6018 isNullConstant(Src.getOperand(2))) { in collectConcatOps()
6025 Sub.getOperand(0) == Src && isNullConstant(Sub.getOperand(1))) { in collectConcatOps()
6401 (isNullConstant(V.getOperand(1)) || V.getOperand(0).hasOneUse())) { in IsNOT()
7877 !isNullConstant(Src.getOperand(1)) || in getFauxShuffleMask()
8858 return !V || V.isUndef() || isNullConstant(V); in lowerBuildVectorAsBroadcast()
18633 if (llvm::isNullConstant(Idx) && !MayFoldIntoZeroExtend(Op) && in LowerEXTRACT_VECTOR_ELT_SSE4()
18654 if ((User->getOpcode() != ISD::STORE || isNullConstant(Idx)) && in LowerEXTRACT_VECTOR_ELT_SSE4()
19802 if (!isNullConstant(Extract.getOperand(1))) { in vectorizeExtractedCast()
22386 if (isNullConstant(Op1)) in EmitCmp()
[all …]
H A DX86InstrFragmentsSIMD.td1032 return !isNullConstant(N->getOperand(1));
1045 return !isNullConstant(N->getOperand(1));
H A DX86ISelDAGToDAG.cpp709 isNullConstant(Root->getOperand(2)) && in IsProfitableToFold()
3145 IsNegate = isNullConstant(StoredVal.getOperand(0)); in foldLoadStoreIntoMemOperand()
5411 if (!isNullConstant(N1)) in Select()
5666 if (isNullConstant(Node->getOperand(0)) && in Select()
5667 isNullConstant(Node->getOperand(1))) { in Select()
H A DX86InstrInfo.cpp6487 if (isNullConstant(BeforeOps[1])) { in unfoldMemoryOperand()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp3149 if (isNullConstant(Idx)) { in lowerINSERT_VECTOR_ELT()
3223 if (!isNullConstant(Idx)) { in lowerEXTRACT_VECTOR_ELT()
4950 if (!isNullConstant(Idx)) { in ReplaceNodeResults()
5438 return AllOnes ? isAllOnesConstant(N) : isNullConstant(N); in combineSelectCCAndUse()
5750 if (LHS.getOpcode() == ISD::SETCC && isNullConstant(RHS) && in PerformDAGCombine()
5773 if (LHS.getOpcode() == ISD::XOR && isNullConstant(RHS)) in PerformDAGCombine()
5805 if (LHS.getOpcode() == ISD::SETCC && isNullConstant(RHS) && in PerformDAGCombine()
5826 if (LHS.getOpcode() == ISD::XOR && isNullConstant(RHS)) in PerformDAGCombine()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp1326 return AllOnes ? isAllOnesConstant(N) : isNullConstant(N); in isZeroOrAllOnes()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp2394 return Op.getOpcode() == ISD::SUB && isNullConstant(Op.getOperand(0)) && in isCMN()
2440 } else if (isNullConstant(RHS) && !isUnsignedIntSetCC(CC)) { in emitComparison()
2533 if (isNullConstant(SubOp0) && (CC == ISD::SETEQ || CC == ISD::SETNE)) { in emitConditionalComparison()
4184 if (!isNullConstant(BasePtr)) in selectGatherScatterAddrMode()
7031 if (isNullConstant(TVal.getOperand(0))) { in LowerSELECT_CC()
8013 if (!isNullConstant(Op)) in LowerAsmOperandForConstraint()
14422 if (!isNullConstant(EltVal) && !isNullFPConstant(EltVal)) in replaceZeroVectorStore()
15248 if (isNullConstant(LHS)) in performBRCONDCombine()
15251 if (!isNullConstant(RHS)) in performBRCONDCombine()
16036 if (!isNullConstant(InsertIdx)) in removeRedundantInsertVectorElt()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h1623 bool isNullConstant(SDValue V);
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1891 if (isNullConstant(RHS) && in LookThroughSetCC()
1899 isNullConstant(LHS.getOperand(1))) { in LookThroughSetCC()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp849 return isNullConstant(Op); in isHWFalseValue()
H A DAMDGPUISelLowering.cpp4550 if (!isNullConstant(Op.getOperand(1))) in ComputeNumSignBitsForTargetNode()
H A DSIISelLowering.cpp2949 if (Callee.isUndef() || isNullConstant(Callee)) { in LowerCall()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp2439 LeadingZero &= isNullConstant(UniquedVals[i]); in get_VSPLTI_elt()
13564 if (LHS.getOpcode() == ISD::SUB && isNullConstant(LHS.getOperand(0)) && in combineSetCC()
13570 if (RHS.getOpcode() == ISD::SUB && isNullConstant(RHS.getOperand(0)) && in combineSetCC()
14692 if (isNullConstant(N->getOperand(0))) // 0 << V -> 0. in PerformDAGCombine()
14696 if (isNullConstant(N->getOperand(0))) // 0 >>u V -> 0. in PerformDAGCombine()
15297 !isNullConstant(LHS.getOperand(1))) in PerformDAGCombine()