Searched refs:ValLo (Results 1 – 5 of 5) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.h | 82 uint32_t ValLo, uint32_t ValHi) const;
|
| H A D | AMDGPUISelLowering.cpp | 3027 uint32_t ValLo, uint32_t ValHi) const { in splitBinaryBitConstantOpImpl() argument
3032 SDValue LoRHS = DAG.getConstant(ValLo, SL, MVT::i32); in splitBinaryBitConstantOpImpl()
|
| H A D | SIISelLowering.cpp | 8914 uint32_t ValLo = Lo_32(Val); in splitBinaryBitConstantOp() local
8918 if ((bitOpWithConstantIsReducible(Opc, ValLo) || in splitBinaryBitConstantOp()
8924 return splitBinaryBitConstantOpImpl(DCI, SL, Opc, LHS, ValLo, ValHi); in splitBinaryBitConstantOp()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3547 SDValue ValLo = Node->getOperand(2); in Select() local
3552 SDValue Ops[] = {ValLo, ValHi, MemAddr, Chain}; in Select()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 3163 SDValue ValLo = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i32, Val, Zero); in lowerINSERT_VECTOR_ELT() local
3179 ValLo, I32Mask, InsertI64VL); in lowerINSERT_VECTOR_ELT()
|