Home
last modified time | relevance | path

Searched refs:SrcVT (Results 1 – 25 of 42) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp168 bool PPCEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT,
825 MVT SrcVT = SrcEVT.getSimpleVT(); in PPCEmitCmp() local
827 if (SrcVT == MVT::i1 && Subtarget->useCRBits()) in PPCEmitCmp()
841 if (SrcVT == MVT::i64 || SrcVT == MVT::i32 || SrcVT == MVT::i16 || in PPCEmitCmp()
842 SrcVT == MVT::i8 || SrcVT == MVT::i1) { in PPCEmitCmp()
867 switch (SrcVT.SimpleTy) { in PPCEmitCmp()
932 if (!PPCEmitIntExt(SrcVT, SrcReg1, MVT::i32, ExtReg, IsZExt)) in PPCEmitCmp()
938 if (!PPCEmitIntExt(SrcVT, SrcReg2, MVT::i32, ExtReg, IsZExt)) in PPCEmitCmp()
957 EVT SrcVT = TLI.getValueType(DL, Src->getType(), true); in SelectFPExt() local
960 if (SrcVT != MVT::f32 || DestVT != MVT::f64) in SelectFPExt()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsFastISel.cpp187 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
188 bool emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg,
191 bool emitIntZExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg);
193 bool emitIntSExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, unsigned DestReg);
194 bool emitIntSExt32r1(MVT SrcVT, unsigned SrcReg, MVT DestVT,
196 bool emitIntSExt32r2(MVT SrcVT, unsigned SrcReg, MVT DestVT,
997 EVT SrcVT = TLI.getValueType(DL, Src->getType(), true); in selectFPExt() local
1000 if (SrcVT != MVT::f32 || DestVT != MVT::f64) in selectFPExt()
1076 EVT SrcVT = TLI.getValueType(DL, Src->getType(), true); in selectFPTrunc() local
1079 if (SrcVT != MVT::f64 || DestVT != MVT::f32) in selectFPTrunc()
[all …]
H A DMipsMSAInstrInfo.td3608 class MSABitconvertPat<ValueType DstVT, ValueType SrcVT,
3610 MSAPat<(DstVT (bitconvert SrcVT:$src)),
3611 (COPY_TO_REGCLASS SrcVT:$src, DstRC), preds>;
3665 class MSABitconvertReverseQuartersPat<ValueType DstVT, ValueType SrcVT,
3668 MSAPat<(DstVT (bitconvert SrcVT:$src)),
3669 (COPY_TO_REGCLASS (Insn (COPY_TO_REGCLASS SrcVT:$src, ViaRC), 27),
3673 class MSABitconvertReverseHalvesPat<ValueType DstVT, ValueType SrcVT,
3676 MSAPat<(DstVT (bitconvert SrcVT:$src)),
3677 (COPY_TO_REGCLASS (Insn (COPY_TO_REGCLASS SrcVT:$src, ViaRC), 177),
3681 class MSABitconvertReverseBInHPat<ValueType DstVT, ValueType SrcVT,
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp196 bool optimizeIntExtLoad(const Instruction *I, MVT RetVT, MVT SrcVT);
231 unsigned emitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
256 unsigned emitLSL_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
259 unsigned emitLSR_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
262 unsigned emitASR_ri(MVT RetVT, MVT SrcVT, unsigned Op0Reg, uint64_t Imm,
1160 MVT SrcVT = RetVT; in emitAddSub() local
1186 LHSReg = emitIntExt(SrcVT, LHSReg, RetVT, IsZExt); in emitAddSub()
1275 RHSReg = emitIntExt(SrcVT, RHSReg, RetVT, IsZExt); in emitAddSub()
2812 EVT SrcVT = TLI.getValueType(DL, I->getOperand(0)->getType(), true); in selectFPToInt() local
2813 if (SrcVT == MVT::f128 || SrcVT == MVT::f16) in selectFPToInt()
[all …]
H A DAArch64ISelLowering.cpp3223 EVT SrcVT = SrcVal.getValueType(); in LowerFP_ROUND() local
3225 if (SrcVT != MVT::f128) { in LowerFP_ROUND()
3227 if (useSVEForFixedLengthVectorVT(SrcVT)) in LowerFP_ROUND()
3318 EVT SrcVT = SrcVal.getValueType(); in LowerFP_TO_INT_SAT() local
3327 if (SrcVT.isVector()) in LowerFP_TO_INT_SAT()
3335 if (SrcVT == MVT::f16 && !Subtarget->hasFullFP16()) in LowerFP_TO_INT_SAT()
3341 if ((SrcVT == MVT::f64 || SrcVT == MVT::f32 || in LowerFP_TO_INT_SAT()
3342 (SrcVT == MVT::f16 && Subtarget->hasFullFP16())) && in LowerFP_TO_INT_SAT()
6729 EVT SrcVT = In2.getValueType(); in LowerFCOPYSIGN() local
6731 if (SrcVT.bitsLT(VT)) in LowerFCOPYSIGN()
[all …]
H A DAArch64ISelDAGToDAG.cpp553 EVT SrcVT; in getExtendTypeForNode() local
555 SrcVT = cast<VTSDNode>(N.getOperand(1))->getVT(); in getExtendTypeForNode()
557 SrcVT = N.getOperand(0).getValueType(); in getExtendTypeForNode()
559 if (!IsLoadStore && SrcVT == MVT::i8) in getExtendTypeForNode()
561 else if (!IsLoadStore && SrcVT == MVT::i16) in getExtendTypeForNode()
563 else if (SrcVT == MVT::i32) in getExtendTypeForNode()
565 assert(SrcVT != MVT::i64 && "extend from 64-bits?"); in getExtendTypeForNode()
570 EVT SrcVT = N.getOperand(0).getValueType(); in getExtendTypeForNode() local
571 if (!IsLoadStore && SrcVT == MVT::i8) in getExtendTypeForNode()
573 else if (!IsLoadStore && SrcVT == MVT::i16) in getExtendTypeForNode()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp998 EVT SrcVT = Src.getValueType(); in ExpandANY_EXTEND_VECTOR_INREG() local
999 int NumSrcElements = SrcVT.getVectorNumElements(); in ExpandANY_EXTEND_VECTOR_INREG()
1003 if (SrcVT.bitsLE(VT)) { in ExpandANY_EXTEND_VECTOR_INREG()
1004 assert((VT.getSizeInBits() % SrcVT.getScalarSizeInBits()) == 0 && in ExpandANY_EXTEND_VECTOR_INREG()
1006 NumSrcElements = VT.getSizeInBits() / SrcVT.getScalarSizeInBits(); in ExpandANY_EXTEND_VECTOR_INREG()
1007 SrcVT = EVT::getVectorVT(*DAG.getContext(), SrcVT.getScalarType(), in ExpandANY_EXTEND_VECTOR_INREG()
1009 Src = DAG.getNode(ISD::INSERT_SUBVECTOR, DL, SrcVT, DAG.getUNDEF(SrcVT), in ExpandANY_EXTEND_VECTOR_INREG()
1025 DAG.getVectorShuffle(SrcVT, DL, Src, DAG.getUNDEF(SrcVT), ShuffleMask)); in ExpandANY_EXTEND_VECTOR_INREG()
1032 EVT SrcVT = Src.getValueType(); in ExpandSIGN_EXTEND_VECTOR_INREG() local
1042 unsigned SrcEltWidth = SrcVT.getScalarSizeInBits(); in ExpandSIGN_EXTEND_VECTOR_INREG()
[all …]
H A DTargetLowering.cpp662 EVT SrcVT = Src.getValueType(); in SimplifyMultipleUseDemandedBits() local
664 if (SrcVT == DstVT) in SimplifyMultipleUseDemandedBits()
667 unsigned NumSrcEltBits = SrcVT.getScalarSizeInBits(); in SimplifyMultipleUseDemandedBits()
675 if (SrcVT.isVector() && (NumDstEltBits % NumSrcEltBits) == 0 && in SimplifyMultipleUseDemandedBits()
678 unsigned NumSrcElts = SrcVT.getVectorNumElements(); in SimplifyMultipleUseDemandedBits()
701 unsigned NumSrcElts = SrcVT.isVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyMultipleUseDemandedBits()
811 EVT SrcVT = Src.getValueType(); in SimplifyMultipleUseDemandedBits() local
813 if (DemandedElts == 1 && DstVT.getSizeInBits() == SrcVT.getSizeInBits() && in SimplifyMultipleUseDemandedBits()
815 DemandedBits.getActiveBits() <= SrcVT.getScalarSizeInBits()) { in SimplifyMultipleUseDemandedBits()
1882 EVT SrcVT = Src.getValueType(); in SimplifyDemandedBits() local
[all …]
H A DLegalizeDAG.cpp723 EVT SrcVT = LD->getMemoryVT(); in LegalizeLoadOps() local
724 TypeSize SrcWidth = SrcVT.getSizeInBits(); in LegalizeLoadOps()
728 if (SrcWidth != SrcVT.getStoreSizeInBits() && in LegalizeLoadOps()
736 (SrcVT != MVT::i1 || in LegalizeLoadOps()
741 unsigned NewWidth = SrcVT.getStoreSizeInBits(); in LegalizeLoadOps()
761 Result, DAG.getValueType(SrcVT)); in LegalizeLoadOps()
766 DAG.getValueType(SrcVT)); in LegalizeLoadOps()
772 assert(!SrcVT.isVector() && "Unsupported extload!"); in LegalizeLoadOps()
849 SrcVT.getSimpleVT())) { in LegalizeLoadOps()
877 if (!TLI.isLoadExtLegal(ISD::EXTLOAD, DestVT, SrcVT)) { in LegalizeLoadOps()
[all …]
H A DFastISel.cpp1358 EVT SrcVT = TLI.getValueType(DL, I->getOperand(0)->getType()); in selectCast() local
1361 if (SrcVT == MVT::Other || !SrcVT.isSimple() || DstVT == MVT::Other || in selectCast()
1371 if (!TLI.isTypeLegal(SrcVT)) in selectCast()
1379 Register ResultReg = fastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), in selectCast()
1406 MVT SrcVT = SrcEVT.getSimpleVT(); in selectBitCast() local
1414 if (SrcVT == DstVT) { in selectBitCast()
1415 const TargetRegisterClass *SrcClass = TLI.getRegClassFor(SrcVT); in selectBitCast()
1427 ResultReg = fastEmit_r(SrcVT, DstVT, ISD::BITCAST, Op0); in selectBitCast()
1781 EVT SrcVT = TLI.getValueType(DL, I->getOperand(0)->getType()); in selectOperator() local
1783 if (DstVT.bitsGT(SrcVT)) in selectOperator()
[all …]
H A DLegalizeFloatTypes.cpp919 static RTLIB::Libcall findFPToIntLibcall(EVT SrcVT, EVT RetVT, EVT &Promoted, in findFPToIntLibcall() argument
928 LC = Signed ? RTLIB::getFPTOSINT(SrcVT, Promoted) in findFPToIntLibcall()
929 : RTLIB::getFPTOUINT(SrcVT, Promoted); in findFPToIntLibcall()
1644 EVT SrcVT = Src.getValueType(); in ExpandFloatRes_XINT_TO_FP() local
1657 if (SrcVT.bitsLE(MVT::i32)) { in ExpandFloatRes_XINT_TO_FP()
1669 if (SrcVT.bitsLE(MVT::i64)) { in ExpandFloatRes_XINT_TO_FP()
1673 } else if (SrcVT.bitsLE(MVT::i128)) { in ExpandFloatRes_XINT_TO_FP()
1689 if (isSigned || SrcVT.bitsLE(MVT::i32)) { in ExpandFloatRes_XINT_TO_FP()
1701 SrcVT = Src.getValueType(); in ExpandFloatRes_XINT_TO_FP()
1709 switch (SrcVT.getSimpleVT().SimpleTy) { in ExpandFloatRes_XINT_TO_FP()
[all …]
H A DLegalizeVectorTypes.cpp537 EVT SrcVT = Src.getValueType(); in ScalarizeVecRes_FP_TO_XINT_SAT() local
541 if (getTypeAction(SrcVT) == TargetLowering::TypeScalarizeVector) in ScalarizeVecRes_FP_TO_XINT_SAT()
545 ISD::EXTRACT_VECTOR_ELT, dl, SrcVT.getVectorElementType(), Src, in ScalarizeVecRes_FP_TO_XINT_SAT()
1937 EVT SrcVT = N->getOperand(0).getValueType(); in SplitVecRes_ExtendOp() local
1955 if (SrcVT.getVectorElementCount().isKnownEven() && in SplitVecRes_ExtendOp()
1956 SrcVT.getScalarSizeInBits() * 2 < DestVT.getScalarSizeInBits()) { in SplitVecRes_ExtendOp()
1958 EVT NewSrcVT = SrcVT.widenIntegerVectorElementType(Ctx); in SplitVecRes_ExtendOp()
1959 EVT SplitSrcVT = SrcVT.getHalfNumVectorElementsVT(Ctx); in SplitVecRes_ExtendOp()
1963 if (TLI.isTypeLegal(SrcVT) && !TLI.isTypeLegal(SplitSrcVT) && in SplitVecRes_ExtendOp()
2118 EVT SrcVT = N->getOperand(0).getValueType(); in SplitVecRes_FP_TO_XINT_SAT() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMFastISel.cpp201 unsigned ARMEmitIntExt(MVT SrcVT, unsigned SrcReg, MVT DestVT, bool isZExt);
1339 MVT SrcVT = SrcEVT.getSimpleVT(); in ARMEmitCmp() local
1355 if (SrcVT == MVT::i32 || SrcVT == MVT::i16 || SrcVT == MVT::i8 || in ARMEmitCmp()
1356 SrcVT == MVT::i1) { in ARMEmitCmp()
1370 if (SrcVT == MVT::f32 || SrcVT == MVT::f64) in ARMEmitCmp()
1378 switch (SrcVT.SimpleTy) { in ARMEmitCmp()
1420 SrcReg1 = ARMEmitIntExt(SrcVT, SrcReg1, MVT::i32, isZExt); in ARMEmitCmp()
1423 SrcReg2 = ARMEmitIntExt(SrcVT, SrcReg2, MVT::i32, isZExt); in ARMEmitCmp()
1534 MVT SrcVT = SrcEVT.getSimpleVT(); in SelectIToFP() local
1535 if (SrcVT != MVT::i32 && SrcVT != MVT::i16 && SrcVT != MVT::i8) in SelectIToFP()
[all …]
H A DARMISelLowering.h440 bool isTruncateFree(EVT SrcVT, EVT DstVT) const override;
603 bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86FastISel.cpp95 bool X86FastEmitExtend(ISD::NodeType Opc, EVT DstVT, unsigned Src, EVT SrcVT,
708 unsigned Src, EVT SrcVT, in X86FastEmitExtend() argument
710 unsigned RR = fastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), Opc, Src); in X86FastEmitExtend()
1244 EVT SrcVT = TLI.getValueType(DL, RV->getType()); in X86SelectRet() local
1247 if (SrcVT != DstVT) { in X86SelectRet()
1248 if (SrcVT != MVT::i1 && SrcVT != MVT::i8 && SrcVT != MVT::i16) in X86SelectRet()
1256 if (SrcVT == MVT::i1) { in X86SelectRet()
1261 SrcVT = MVT::i8; in X86SelectRet()
1266 SrcReg = fastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), Op, SrcReg); in X86SelectRet()
1552 MVT SrcVT = TLI.getSimpleValueType(DL, I->getOperand(0)->getType()); in X86SelectZExt() local
[all …]
H A DX86ISelLowering.cpp5329 bool X86TargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap() argument
5337 return Index == 0 || ((ResVT.getSizeInBits() == SrcVT.getSizeInBits()*2) && in isExtractSubvectorCheap()
6783 EVT SrcVT = Op.getOperand(0).getValueType(); in getTargetConstantBitsFromNode() local
6784 unsigned NumSrcElts = SrcVT.getVectorNumElements(); in getTargetConstantBitsFromNode()
7723 EVT SrcVT = SrcVec.getValueType(); in getFauxShuffleMask() local
7724 if (!SrcVT.getScalarType().isByteSized()) in getFauxShuffleMask()
7727 unsigned SrcByte = SrcIdx * (SrcVT.getScalarSizeInBits() / 8); in getFauxShuffleMask()
7730 std::min<unsigned>(MinBitsPerElt, SrcVT.getScalarSizeInBits()); in getFauxShuffleMask()
7811 EVT SrcVT = Src.getValueType(); in getFauxShuffleMask() local
7813 if (!SrcVT.isSimple() || (SrcVT.getSizeInBits() % 128) != 0 || in getFauxShuffleMask()
[all …]
H A DX86SelectionDAGInfo.cpp280 EVT SrcVT = Src.getValueType(); in emitConstantSizeRepmov() local
284 DAG.getNode(ISD::ADD, dl, SrcVT, Src, DAG.getConstant(Offset, dl, SrcVT)), in emitConstantSizeRepmov()
H A DX86ISelLowering.h1302 bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT,
1376 std::pair<SDValue, SDValue> BuildFILD(EVT DstVT, EVT SrcVT, const SDLoc &DL,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.td264 class isFloatType<ValueType SrcVT> {
265 bit ret = !or(!eq(SrcVT.Value, f16.Value),
266 !eq(SrcVT.Value, f32.Value),
267 !eq(SrcVT.Value, f64.Value),
268 !eq(SrcVT.Value, v2f16.Value),
269 !eq(SrcVT.Value, v4f16.Value),
270 !eq(SrcVT.Value, v2f32.Value),
271 !eq(SrcVT.Value, v2f64.Value),
272 !eq(SrcVT.Value, v4f64.Value));
275 class isIntType<ValueType SrcVT> {
[all …]
H A DAMDGPUISelLowering.cpp919 bool AMDGPUTargetLowering::isNarrowingProfitable(EVT SrcVT, EVT DestVT) const { in isNarrowingProfitable() argument
926 return SrcVT.getSizeInBits() > 32 && DestVT.getSizeInBits() == 32; in isNarrowingProfitable()
2512 EVT SrcVT = Src.getValueType(); in LowerUINT_TO_FP() local
2514 if (SrcVT == MVT::i16) { in LowerUINT_TO_FP()
2524 assert(SrcVT == MVT::i64 && "operation should be legal"); in LowerUINT_TO_FP()
2549 EVT SrcVT = Src.getValueType(); in LowerSINT_TO_FP() local
2551 if (SrcVT == MVT::i16) { in LowerSINT_TO_FP()
2561 assert(SrcVT == MVT::i64 && "operation should be legal"); in LowerSINT_TO_FP()
2716 EVT SrcVT = Src.getValueType(); in LowerFP_TO_INT() local
2720 if (SrcVT == MVT::f16 && DestVT == MVT::i16) in LowerFP_TO_INT()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DTypePromotion.cpp978 EVT SrcVT = TLI->getValueType(DL, I->getType()); in runOnFunction() local
979 if (SrcVT.isSimple() && TLI->isTypeLegal(SrcVT.getSimpleVT())) in runOnFunction()
982 if (TLI->getTypeAction(ICmp->getContext(), SrcVT) != in runOnFunction()
985 EVT PromotedVT = TLI->getTypeToTransformTo(ICmp->getContext(), SrcVT); in runOnFunction()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/
H A DScalarizer.cpp696 VectorType *SrcVT = dyn_cast<VectorType>(BCI.getSrcTy()); in visitBitCastInst() local
697 if (!DstVT || !SrcVT) in visitBitCastInst()
701 unsigned SrcNumElems = cast<FixedVectorType>(SrcVT)->getNumElements(); in visitBitCastInst()
733 auto *MidTy = FixedVectorType::get(SrcVT->getElementType(), FanIn); in visitBitCastInst()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h287 bool isTruncateFree(EVT SrcVT, EVT DstVT) const override;
289 bool isSExtCheaperThanZExt(EVT SrcVT, EVT DstVT) const override;
H A DRISCVISelLowering.cpp907 bool RISCVTargetLowering::isTruncateFree(EVT SrcVT, EVT DstVT) const { in isTruncateFree() argument
908 if (Subtarget.is64Bit() || SrcVT.isVector() || DstVT.isVector() || in isTruncateFree()
909 !SrcVT.isInteger() || !DstVT.isInteger()) in isTruncateFree()
911 unsigned SrcBits = SrcVT.getSizeInBits(); in isTruncateFree()
930 bool RISCVTargetLowering::isSExtCheaperThanZExt(EVT SrcVT, EVT DstVT) const { in isSExtCheaperThanZExt() argument
931 return Subtarget.is64Bit() && SrcVT == MVT::i32 && DstVT == MVT::i64; in isSExtCheaperThanZExt()
2037 MVT SrcVT = Src.getSimpleValueType(); in LowerOperation() local
2038 MVT SrcEltVT = SrcVT.getVectorElementType(); in LowerOperation()
2045 MVT ContainerVT = SrcVT; in LowerOperation()
2046 if (SrcVT.isFixedLengthVector()) { in LowerOperation()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetLowering.h2659 virtual bool isFPExtFree(EVT DestVT, EVT SrcVT) const { in isFPExtFree() argument
2660 assert(SrcVT.isFloatingPoint() && DestVT.isFloatingPoint() && in isFPExtFree()
2669 EVT DestVT, EVT SrcVT) const { in isFPExtFoldable() argument
2670 assert(DestVT.isFloatingPoint() && SrcVT.isFloatingPoint() && in isFPExtFoldable()
2672 return isFPExtFree(DestVT, SrcVT); in isFPExtFoldable()
2749 virtual bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap() argument

12