Home
last modified time | relevance | path

Searched refs:SVT (Results 1 – 25 of 25) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/
H A DMCSymbolXCOFF.h53 void setVisibilityType(XCOFF::VisibilityType SVT) { VisibilityType = SVT; }; in setVisibilityType() argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp933 MVT SVT = VT.getSimpleVT(); in getTypeConversion() local
934 assert((unsigned)SVT.SimpleTy < array_lengthof(TransformToType)); in getTypeConversion()
935 MVT NVT = TransformToType[SVT.SimpleTy]; in getTypeConversion()
936 LegalizeTypeAction LA = ValueTypeActions.getTypeAction(SVT); in getTypeConversion()
945 return LegalizeKind(LA, EVT(SVT).getHalfNumVectorElementsVT(Context)); in getTypeConversion()
947 return LegalizeKind(LA, SVT.getVectorElementType()); in getTypeConversion()
1383 MVT SVT = (MVT::SimpleValueType) nVT; in computeRegisterProperties() local
1386 if (SVT.getScalarSizeInBits() > EltVT.getFixedSizeInBits() && in computeRegisterProperties()
1387 SVT.getVectorElementCount() == EC && isTypeLegal(SVT)) { in computeRegisterProperties()
1388 TransformToType[i] = SVT; in computeRegisterProperties()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp203 auto SVT = VT->getElementType(); in simplifyX86immShift() local
206 unsigned BitWidth = SVT->getPrimitiveSizeInBits(); in simplifyX86immShift()
216 Amt = Builder.CreateZExtOrTrunc(Amt, SVT); in simplifyX86immShift()
225 Amt = ConstantInt::get(SVT, BitWidth - 1); in simplifyX86immShift()
232 cast<VectorType>(AmtVT)->getElementType() == SVT && in simplifyX86immShift()
259 cast<VectorType>(AmtVT)->getElementType() == SVT && in simplifyX86immShift()
286 auto ShiftAmt = ConstantInt::get(SVT, Count.zextOrTrunc(BitWidth)); in simplifyX86immShift()
351 auto SVT = VT->getElementType(); in simplifyX86varShift() local
353 int BitWidth = SVT->getIntegerBitWidth(); in simplifyX86varShift()
406 ConstantVec.push_back(UndefValue::get(SVT)); in simplifyX86varShift()
[all …]
H A DX86ISelLowering.cpp5989 MVT SVT = Vec.getSimpleValueType().getScalarType(); in widenSubVector() local
5990 MVT VT = MVT::getVectorVT(SVT, WideNumElts); in widenSubVector()
13737 MVT SVT = VT.getScalarType(); in lowerShuffleAsBroadcast() local
13738 unsigned Offset = BroadcastIdx * SVT.getStoreSize(); in lowerShuffleAsBroadcast()
13750 X86ISD::VBROADCAST_LOAD, DL, Tys, Ops, SVT, in lowerShuffleAsBroadcast()
13752 Ld->getMemOperand(), Offset, SVT.getStoreSize())); in lowerShuffleAsBroadcast()
13756 assert(SVT == MVT::f64 && "Unexpected VT!"); in lowerShuffleAsBroadcast()
13757 V = DAG.getLoad(SVT, DL, Ld->getChain(), NewAddr, in lowerShuffleAsBroadcast()
13759 Ld->getMemOperand(), Offset, SVT.getStoreSize())); in lowerShuffleAsBroadcast()
20874 MVT SVT = In.getSimpleValueType(); in LowerZERO_EXTEND() local
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DValueTypes.h42 constexpr EVT(MVT::SimpleValueType SVT) : V(SVT) {} in EVT()
H A DSelectionDAG.h1276 MachinePointerInfo PtrInfo, EVT SVT, Align Alignment,
1281 MachinePointerInfo PtrInfo, EVT SVT,
1285 return getTruncStore(Chain, dl, Val, Ptr, PtrInfo, SVT,
1286 Alignment.getValueOr(getEVTAlign(SVT)), MMOFlags,
1292 MachinePointerInfo PtrInfo, EVT SVT, unsigned Alignment,
1295 return getTruncStore(Chain, dl, Val, Ptr, PtrInfo, SVT,
1299 SDValue Ptr, EVT SVT, MachineMemOperand *MMO);
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp317 EVT SVT = Op.getValueType().getScalarType(); in matchUnaryPredicate() local
326 if (!Cst || Cst->getValueType(0) != SVT || !Match(Cst)) in matchUnaryPredicate()
349 EVT SVT = LHS.getValueType().getScalarType(); in matchBinaryPredicate() local
359 if (!AllowTypeMismatch && (LHSOp.getValueType() != SVT || in matchBinaryPredicate()
2642 EVT SVT = SrcVector.getValueType().getScalarType(); in getSplatValue() local
2643 EVT LegalSVT = SVT; in getSplatValue()
2644 if (LegalTypes && !TLI->isTypeLegal(SVT)) { in getSplatValue()
2645 if (!SVT.isInteger()) in getSplatValue()
2648 if (LegalSVT.bitsLT(SVT)) in getSplatValue()
4535 EVT SVT = VT.getScalarType(); in foldCONCAT_VECTORS() local
[all …]
H A DLegalizeDAG.cpp306 EVT SVT = VT; in ExpandConstantFP() local
311 while (SVT != MVT::f32 && SVT != MVT::f16) { in ExpandConstantFP()
312 SVT = (MVT::SimpleValueType)(SVT.getSimpleVT().SimpleTy - 1); in ExpandConstantFP()
313 if (ConstantFPSDNode::isValueValidForType(SVT, APF) && in ExpandConstantFP()
316 TLI.isLoadExtLegal(ISD::EXTLOAD, OrigVT, SVT) && in ExpandConstantFP()
318 Type *SType = SVT.getTypeForEVT(*DAG.getContext()); in ExpandConstantFP()
320 VT = SVT; in ExpandConstantFP()
3203 MVT SVT = Op.getSimpleValueType(); in ExpandNode() local
3204 if ((SVT == MVT::f64 || SVT == MVT::f80) && in ExpandNode()
4170 EVT SVT = Node->getOperand(IsStrict ? 1 : 0).getValueType(); in ConvertNodeToLibcall() local
[all …]
H A DDAGCombiner.cpp2510 EVT SVT = N0.getOperand(0).getValueType(); in visitADD() local
2511 SDValue NewStep = DAG.getConstant(C0 + C1, DL, SVT); in visitADD()
2521 EVT SVT = N1.getOperand(0).getValueType(); in visitADD() local
2525 SDValue NewStep = DAG.getConstant(SV0 + SV1, DL, SVT); in visitADD()
3933 EVT SVT = N0.getOperand(0).getValueType(); in visitMUL() local
3935 C0 * MulVal.sextOrTrunc(SVT.getSizeInBits()), SDLoc(N), SVT); in visitMUL()
8432 EVT SVT = N0.getOperand(0).getValueType(); in visitSHL() local
8434 C0 << ShlVal.sextOrTrunc(SVT.getSizeInBits()), SDLoc(N), SVT); in visitSHL()
10295 EVT SVT = VT.getScalarType(); in tryToFoldExtendOfConstant() local
10296 if (!(VT.isVector() && (!LegalTypes || TLI.isTypeLegal(SVT)) && in tryToFoldExtendOfConstant()
[all …]
H A DLegalizeIntegerTypes.cpp288 EVT SVT = getSetCCResultType(N->getOperand(2).getValueType()); in PromoteIntRes_AtomicCmpSwap() local
293 if (!TLI.isTypeLegal(SVT)) in PromoteIntRes_AtomicCmpSwap()
294 SVT = NVT; in PromoteIntRes_AtomicCmpSwap()
296 SDVTList VTs = DAG.getVTList(N->getValueType(0), SVT, MVT::Other); in PromoteIntRes_AtomicCmpSwap()
575 EVT SVT = In.getValueType().getScalarType(); in PromoteIntRes_EXTRACT_VECTOR_ELT() local
576 if (SVT.bitsGE(NVT)) { in PromoteIntRes_EXTRACT_VECTOR_ELT()
577 SDValue Ext = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, SVT, In, Op1); in PromoteIntRes_EXTRACT_VECTOR_ELT()
741 EVT SVT = getSetCCResultType(VT); in PromoteIntRes_Overflow() local
749 SDValue Res = DAG.getNode(N->getOpcode(), dl, DAG.getVTList(VT, SVT), in PromoteIntRes_Overflow()
1065 EVT SVT = getSetCCResultType(InVT); in PromoteIntRes_SETCC() local
[all …]
H A DLegalizeFloatTypes.cpp751 EVT SVT = N->getOperand(IsStrict ? 1 : 0).getValueType(); in SoftenFloatRes_XINT_TO_FP() local
764 if (NVT.bitsGE(SVT)) in SoftenFloatRes_XINT_TO_FP()
775 CallOptions.setTypeListBeforeSoften(SVT, RVT, true); in SoftenFloatRes_XINT_TO_FP()
870 EVT SVT = Op.getValueType(); in SoftenFloatOp_FP_ROUND() local
874 RTLIB::Libcall LC = RTLIB::getFPROUND(SVT, FloatRVT); in SoftenFloatOp_FP_ROUND()
880 CallOptions.setTypeListBeforeSoften(SVT, RVT, true); in SoftenFloatOp_FP_ROUND()
940 EVT SVT = Op.getValueType(); in SoftenFloatOp_FP_TO_XINT() local
949 RTLIB::Libcall LC = findFPToIntLibcall(SVT, RVT, NVT, Signed); in SoftenFloatOp_FP_TO_XINT()
956 CallOptions.setTypeListBeforeSoften(SVT, RVT, true); in SoftenFloatOp_FP_TO_XINT()
H A DTargetLowering.cpp5019 EVT SVT = VT.getScalarType(); in BuildExactSDIV() local
5041 Factors.push_back(DAG.getConstant(Factor, dl, SVT)); in BuildExactSDIV()
5098 EVT SVT = VT.getScalarType(); in BuildSDIV() local
5151 MagicFactors.push_back(DAG.getConstant(magics.m, dl, SVT)); in BuildSDIV()
5152 Factors.push_back(DAG.getConstant(NumeratorFactor, dl, SVT)); in BuildSDIV()
5154 ShiftMasks.push_back(DAG.getConstant(ShiftMask, dl, SVT)); in BuildSDIV()
5246 EVT SVT = VT.getScalarType(); in BuildUDIV() local
5305 MagicFactors.push_back(DAG.getConstant(Magic, dl, SVT)); in BuildUDIV()
5309 dl, SVT)); in BuildUDIV()
5469 EVT SVT = VT.getScalarType(); in prepareUREMEqFold() local
[all …]
H A DLegalizeVectorTypes.cpp5005 EVT SVT = getSetCCResultType(InOp0.getValueType()); in WidenVecOp_SETCC() local
5008 SVT = EVT::getVectorVT(*DAG.getContext(), MVT::i1, in WidenVecOp_SETCC()
5009 SVT.getVectorNumElements()); in WidenVecOp_SETCC()
5012 SVT, InOp0, InOp1, N->getOperand(2)); in WidenVecOp_SETCC()
5016 SVT.getVectorElementType(), in WidenVecOp_SETCC()
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Support/
H A DMachineValueType.h307 constexpr MVT(SimpleValueType SVT) : SimpleTy(SVT) {} in MVT() argument
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp1210 EVT SVT = (UW == 32 || UW == 64) ? MVT::getIntegerVT(UW) : UVT; in ppHoistZextI1() local
1211 SDValue Sel = DAG.getNode(ISD::SELECT, dl, SVT, OpI1, in ppHoistZextI1()
1212 DAG.getBitcast(SVT, If1), in ppHoistZextI1()
1213 DAG.getBitcast(SVT, If0)); in ppHoistZextI1()
H A DHexagonISelLowering.cpp3501 MVT SVT = VT.getSimpleVT(); in allowsMemoryAccess() local
3502 if (Subtarget.isHVXVectorType(SVT, true)) in allowsMemoryAccess()
3503 return allowsHvxMemoryAccess(SVT, Flags, Fast); in allowsMemoryAccess()
3511 MVT SVT = VT.getSimpleVT(); in allowsMisalignedMemoryAccesses() local
3512 if (Subtarget.isHVXVectorType(SVT, true)) in allowsMisalignedMemoryAccesses()
3513 return allowsHvxMisalignedMemoryAccesses(SVT, Flags, Fast); in allowsMisalignedMemoryAccesses()
H A DHexagonISelDAGToDAGHVX.cpp978 MVT::SimpleValueType SVT = MVT::SimpleValueType(R.OpN & OpRef::Index); in materialize() local
979 Ops.push_back(ISel.selectUndef(dl, MVT(SVT))); in materialize()
/netbsd-src/external/bsd/file/dist/magic/magdir/
H A Dsysex211 >>>4 byte 0x04 SVT (Velocity Curve)
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp1721 MVT SVT = VT.getVectorElementType(); in lowerVECTOR_SHUFFLE() local
1739 Offset *= SVT.getStoreSize(); in lowerVECTOR_SHUFFLE()
1744 if (SVT.isInteger() && SVT.bitsGT(XLenVT)) { in lowerVECTOR_SHUFFLE()
1751 ISD::INTRINSIC_W_CHAIN, DL, VTs, Ops, SVT, in lowerVECTOR_SHUFFLE()
1753 Ld->getMemOperand(), Offset, SVT.getStoreSize())); in lowerVECTOR_SHUFFLE()
1761 if (SVT.isFloatingPoint()) in lowerVECTOR_SHUFFLE()
1762 V = DAG.getLoad(SVT, DL, Ld->getChain(), NewAddr, in lowerVECTOR_SHUFFLE()
1768 Ld->getPointerInfo().getWithOffset(Offset), SVT, in lowerVECTOR_SHUFFLE()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp6739 static const TargetRegisterClass *getRegClassForSVT(MVT::SimpleValueType SVT, in getRegClassForSVT() argument
6741 assert((IsPPC64 || SVT != MVT::i64) && in getRegClassForSVT()
6744 switch (SVT) { in getRegClassForSVT()
6929 MVT::SimpleValueType SVT = VA.getLocVT().SimpleTy; in LowerFormalArguments_AIX() local
6930 MF.addLiveIn(VA.getLocReg(), getRegClassForSVT(SVT, IsPPC64)); in LowerFormalArguments_AIX()
7040 MVT::SimpleValueType SVT = ValVT.SimpleTy; in LowerFormalArguments_AIX() local
7042 MF.addLiveIn(VA.getLocReg(), getRegClassForSVT(SVT, IsPPC64)); in LowerFormalArguments_AIX()
10886 EVT SVT = getSetCCResultType(DAG.getDataLayout(), *DAG.getContext(), in ReplaceNodeResults() local
10888 SDVTList VTs = DAG.getVTList(SVT, MVT::Other); in ReplaceNodeResults()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp426 MVT::SimpleValueType SVT = VT.getSimpleVT().SimpleTy; in allowsMisalignedMemoryAccesses() local
438 switch (SVT) { in allowsMisalignedMemoryAccesses()
/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/
H A DGlobalISelEmitter.cpp187 static Optional<LLTCodeGen> MVTToLLT(MVT::SimpleValueType SVT) { in MVTToLLT() argument
188 MVT VT(SVT); in MVTToLLT()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp11066 MVT SVT = Node->getValueType(0).getVectorElementType().getSimpleVT(); in adjustWritemask() local
11069 SVT : MVT::getVectorVT(SVT, NewChannels == 3 ? 4 : in adjustWritemask()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp8318 EVT SVT = VT.getScalarType() == MVT::i8 || VT.getScalarType() == MVT::i16 in LowerVECTOR_SHUFFLEUsingOneOff() local
8322 ISD::EXTRACT_VECTOR_ELT, dl, SVT, in LowerVECTOR_SHUFFLEUsingOneOff()
18675 const SDNode *N, MVT::SimpleValueType SVT) { in getDivRemLibcall() argument
18682 switch (SVT) { in getDivRemLibcall()
/netbsd-src/share/misc/
H A Dairport7366 SVT:Staverton, England, United Kingdom