| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1345 SETOGT, // 0 0 1 0 True if ordered and greater than enumerator
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | Analysis.cpp | 194 case FCmpInst::FCMP_OGT: return ISD::SETOGT; in getFCmpCondCode()
218 case ISD::SETOGT: case ISD::SETUGT: return ISD::SETGT; in getFCmpCodeWithoutNaN()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VEISelDAGToDAG.cpp | 71 case ISD::SETOGT: in fpCondCode2Fcc()
|
| H A D | VEInstrInfo.td | 2058 def : Pat<(f64 (selectcc f64:$LHS, f64:$RHS, f64:$LHS, f64:$RHS, SETOGT)),
2060 def : Pat<(f32 (selectcc f32:$LHS, f32:$RHS, f32:$LHS, f32:$RHS, SETOGT)),
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrFloat.td | 85 defm GT : ComparisonFP<SETOGT, "gt ", 0x5e, 0x64>;
|
| H A D | WebAssemblyInstrSIMD.td | 674 defm GT : SIMDConditionFP<"gt", SETOGT, 68>;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 4054 case ISD::SETOGT: in SelectCC()
4081 case ISD::SETOGT: in SelectCC()
4127 case ISD::SETOGT: in getPredicateForSetCC()
4150 case ISD::SETOGT: in getCRIdxForSetCC()
4188 case ISD::SETOLT: CC = ISD::SETOGT; Swap = true; break; in getVCmpInst()
4197 case ISD::SETULE: CC = ISD::SETOGT; Negate = true; break; in getVCmpInst()
4211 case ISD::SETOGT: in getVCmpInst()
|
| H A D | PPCInstrInfo.td | 4095 def : Pat<(i1 (SetCC Ty:$s1, Ty:$s2, SETOGT)),
4139 def : Pat<(i1 (any_fsetccs f32:$s1, f32:$s2, SETOGT)),
4166 def : Pat<(i1 (any_fsetccs f64:$s1, f64:$s2, SETOGT)),
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 439 case ISD::SETOGT: return "setogt"; in getOperationName()
|
| H A D | TargetLowering.cpp | 351 case ISD::SETOGT: in softenSetCCOperands()
4193 case ISD::SETONE: NewCond = IsNegInf ? ISD::SETOGT : ISD::SETOLT; break; in SimplifySetCC()
8697 ISD::CondCode::SETOGT); in expandFP_TO_INT_SAT()
8852 (TLI.isCondCodeLegal(ISD::SETOGT, OpVT) || in LegalizeSetCCCondCode()
8854 CC1 = ISD::SETOGT; in LegalizeSetCCCondCode()
8862 case ISD::SETOGT: in LegalizeSetCCCondCode()
|
| H A D | SelectionDAG.cpp | 543 case ISD::SETOGT: Result = ISD::SETUGT ; break; // SETUGT & SETNE in getSetCCAndOperation()
2223 case ISD::SETOGT: in FoldSetCC()
2303 case ISD::SETOGT: return getBoolConstant(R==APFloat::cmpGreaterThan, dl, in FoldSetCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructions.td | 270 def COND_OGT : PatFrags<(ops), [(OtherVT SETOGT), (OtherVT SETGT)]>;
|
| H A D | SIWholeQuadMode.cpp | 831 case ISD::SETOGT: in lowerKillF32()
|
| H A D | AMDGPUISelLowering.cpp | 1438 case ISD::SETOGT: { in combineFMinMaxLegacy()
2128 SDValue Lt0 = DAG.getSetCC(SL, SetCCVT, Src, Zero, ISD::SETOGT); in LowerFCEIL()
2223 SDValue Cond = DAG.getSetCC(SL, SetCCVT, Fabs, C2, ISD::SETOGT); in LowerFRINT()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 264 setCondCodeAction(ISD::SETOGT, MVT::f32, Expand); in MipsSETargetLowering()
269 setCondCodeAction(ISD::SETOGT, MVT::f64, Expand); in MipsSETargetLowering()
401 setCondCodeAction(ISD::SETOGT, Ty, Expand); in addMSAFloatType()
|
| H A D | MipsMSAInstrInfo.td | 130 def vfsetogt_v4f32 : vfsetcc_type<v4i32, v4f32, SETOGT>;
131 def vfsetogt_v2f64 : vfsetcc_type<v2i64, v2f64, SETOGT>;
|
| H A D | MipsISelLowering.cpp | 611 case ISD::SETOGT: return Mips::FCOND_OGT; in condCodeToFCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 719 def SETOGT : CondCode<"FCMP_OGT">;
1316 (setcc node:$lhs, node:$rhs, SETOGT)>;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 855 case ISD::SETOGT: in IntCondCCodeToICC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 2105 ISD::SETOGT); in LowerFROUND32()
2148 ISD::SETOGT); in LowerFROUND64()
|
| H A D | NVPTXISelDAGToDAG.cpp | 545 case ISD::SETOGT: in getPTXCmpMode()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 2738 case ISD::SETOGT: in getVectorComparison()
2858 SDValue LT = getVectorCmp(DAG, getVectorComparison(ISD::SETOGT, Mode), in lowerVectorSETCC()
2875 SDValue LT = getVectorCmp(DAG, getVectorComparison(ISD::SETOGT, Mode), in lowerVectorSETCC()
2877 SDValue GT = getVectorCmp(DAG, getVectorComparison(ISD::SETOGT, Mode), in lowerVectorSETCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 1567 case ISD::SETOGT: in TranslateM68kCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1392 case ISD::SETOGT: return SPCC::FCC_G; in FPCondCCodeToFCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 299 ISD::SETOGT, ISD::SETOGE, ISD::SETONE, ISD::SETUEQ, ISD::SETUGT, in RISCVTargetLowering()
548 ISD::SETGT, ISD::SETOGT, ISD::SETGE, ISD::SETOGE, in RISCVTargetLowering()
|