Searched refs:RegLo (Results 1 – 5 of 5) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 7525 Register RegLo = VA.getLocReg(); in LowerCall() local
7526 RegsToPass.push_back(std::make_pair(RegLo, Lo)); in LowerCall()
7528 if (RegLo == RISCV::X17) { in LowerCall()
7538 assert(RegLo < RISCV::X31 && "Invalid register pair"); in LowerCall()
7539 Register RegHigh = RegLo + 1; in LowerCall()
7797 Register RegLo = VA.getLocReg(); in LowerReturn() local
7798 assert(RegLo < RISCV::X31 && "Invalid register pair"); in LowerReturn()
7799 Register RegHi = RegLo + 1; in LowerReturn()
7801 if (STI.isRegisterReservedByUser(RegLo) || in LowerReturn()
7807 Chain = DAG.getCopyToReg(Chain, DL, RegLo, Lo, Glue); in LowerReturn()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 2471 int64_t RegLo, RegHi; in ParseRegRange() local
2478 if (!parseExpr(RegLo)) in ParseRegRange()
2486 RegHi = RegLo; in ParseRegRange()
2492 if (!isUInt<32>(RegLo)) { in ParseRegRange()
2502 if (RegLo > RegHi) { in ParseRegRange()
2507 Num = static_cast<unsigned>(RegLo); in ParseRegRange()
2508 Width = (RegHi - RegLo) + 1; in ParseRegRange()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMExpandPseudoInsts.cpp | 1700 Register RegLo = TRI->getSubReg(Reg.getReg(), ARM::gsub_0); in addExclusiveRegPair() local
1702 MIB.addReg(RegLo, Flags); in addExclusiveRegPair()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 1908 Register RegLo = RI.getSubReg(Reg, AMDGPU::sub0); in expandPostRAPseudo() local
1918 Bundler.append(BuildMI(MF, DL, get(AMDGPU::S_ADD_U32), RegLo) in expandPostRAPseudo()
1919 .addReg(RegLo) in expandPostRAPseudo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 4049 unsigned RegLo = MF.addLiveIn(VA.getLocReg(), RC); in LowerFormalArguments_32SVR4() local
4051 SDValue ArgValueLo = DAG.getCopyFromReg(Chain, dl, RegLo, MVT::i32); in LowerFormalArguments_32SVR4()
|