| /netbsd-src/external/apache2/llvm/dist/llvm/lib/FuzzMutate/ |
| H A D | RandomIRBuilder.cpp | 56 auto *NewLoad = new LoadInst( in newSource() local 60 if (Pred.matches(Srcs, NewLoad)) in newSource() 61 RS.sample(NewLoad, RS.totalWeight()); in newSource() 63 NewLoad->eraseFromParent(); in newSource()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/ |
| H A D | VNCoercion.cpp | 514 LoadInst *NewLoad = Builder.CreateLoad(DestTy, PtrVal); in getLoadValueForLoad() local 515 NewLoad->takeName(SrcVal); in getLoadValueForLoad() 516 NewLoad->setAlignment(SrcVal->getAlign()); in getLoadValueForLoad() 519 LLVM_DEBUG(dbgs() << "TO: " << *NewLoad << "\n"); in getLoadValueForLoad() 523 Value *RV = NewLoad; in getLoadValueForLoad() 529 SrcVal = NewLoad; in getLoadValueForLoad()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineLoadStoreAlloca.cpp | 472 LoadInst *NewLoad = Builder.CreateAlignedLoad( in combineLoadToNewType() local 474 NewLoad->setAtomic(LI.getOrdering(), LI.getSyncScopeID()); in combineLoadToNewType() 475 copyMetadataForLoad(*NewLoad, LI); in combineLoadToNewType() 476 return NewLoad; in combineLoadToNewType() 609 LoadInst *NewLoad = IC.combineLoadToNewType(LI, CI->getDestTy()); in combineLoadToOperationType() local 610 CI->replaceAllUsesWith(NewLoad); in combineLoadToOperationType() 638 LoadInst *NewLoad = IC.combineLoadToNewType(LI, ST->getTypeAtIndex(0U), in unpackLoadToAggregate() local 642 NewLoad->setAAMetadata(AAMD); in unpackLoadToAggregate() 644 UndefValue::get(T), NewLoad, 0, Name)); in unpackLoadToAggregate() 685 LoadInst *NewLoad = IC.combineLoadToNewType(LI, ET, ".unpack"); in unpackLoadToAggregate() local [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
| H A D | GVN.cpp | 1193 auto *NewLoad = in eliminatePartiallyRedundantLoad() local 1197 NewLoad->setDebugLoc(Load->getDebugLoc()); in eliminatePartiallyRedundantLoad() 1207 NewLoad, DefiningAcc, NewLoad->getParent(), in eliminatePartiallyRedundantLoad() 1219 NewLoad->setAAMetadata(Tags); in eliminatePartiallyRedundantLoad() 1222 NewLoad->setMetadata(LLVMContext::MD_invariant_load, MD); in eliminatePartiallyRedundantLoad() 1224 NewLoad->setMetadata(LLVMContext::MD_invariant_group, InvGroupMD); in eliminatePartiallyRedundantLoad() 1226 NewLoad->setMetadata(LLVMContext::MD_range, RangeMD); in eliminatePartiallyRedundantLoad() 1230 NewLoad->setMetadata(LLVMContext::MD_access_group, AccessMD); in eliminatePartiallyRedundantLoad() 1240 AvailableValueInBlock::get(UnavailableBlock, NewLoad)); in eliminatePartiallyRedundantLoad() 1242 LLVM_DEBUG(dbgs() << "GVN INSERTED " << *NewLoad << '\n'); in eliminatePartiallyRedundantLoad()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 398 MachineInstr *NewLoad = in buildCopy() local 409 getBaseOperand(NewLoad).setIsKill(false); in buildCopy() 410 LLVM_DEBUG(NewLoad->dump()); in buildCopy()
|
| H A D | X86InterleavedAccess.cpp | 224 Instruction *NewLoad = in decompose() local 226 DecomposedVectors.push_back(NewLoad); in decompose()
|
| H A D | X86ISelLowering.cpp | 30056 SDValue NewLoad = DAG.getMaskedLoad( in LowerMLOAD() local 30062 SDValue Select = DAG.getNode(ISD::VSELECT, dl, VT, Mask, NewLoad, PassThru); in LowerMLOAD() 30063 return DAG.getMergeValues({ Select, NewLoad.getValue(1) }, dl); in LowerMLOAD() 30093 SDValue NewLoad = DAG.getMaskedLoad( in LowerMLOAD() local 30099 DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, VT, NewLoad.getValue(0), in LowerMLOAD() 30101 SDValue RetOps[] = {Extract, NewLoad.getValue(1)}; in LowerMLOAD()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 962 auto NewLoad = MIRBuilder.buildLoad(NewTy, MI.getOperand(1), MMO); in legalizeLoadStore() local 963 MIRBuilder.buildBitcast(ValReg, NewLoad); in legalizeLoadStore()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 1373 SDValue NewLoad; in ExpandExtractFromVectorThroughStack() local 1376 NewLoad = in ExpandExtractFromVectorThroughStack() 1379 NewLoad = DAG.getExtLoad(ISD::EXTLOAD, dl, Op.getValueType(), Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1384 DAG.ReplaceAllUsesOfValueWith(Ch, SDValue(NewLoad.getNode(), 1)); in ExpandExtractFromVectorThroughStack() 1388 SmallVector<SDValue, 6> NewLoadOperands(NewLoad->op_begin(), in ExpandExtractFromVectorThroughStack() 1389 NewLoad->op_end()); in ExpandExtractFromVectorThroughStack() 1391 NewLoad = in ExpandExtractFromVectorThroughStack() 1392 SDValue(DAG.UpdateNodeOperands(NewLoad.getNode(), NewLoadOperands), 0); in ExpandExtractFromVectorThroughStack() 1393 return NewLoad; in ExpandExtractFromVectorThroughStack()
|
| H A D | DAGCombiner.cpp | 5462 SDValue NewLoad = ReduceLoadWidth(And.getNode()); in BackwardsPropagateMask() local 5463 assert(NewLoad && in BackwardsPropagateMask() 5465 CombineTo(Load, NewLoad, NewLoad.getValue(1)); in BackwardsPropagateMask() 5776 SDValue NewLoad(Load, 0); in visitAND() local 5779 CombineTo(N, (N0.getNode() == Load) ? NewLoad : N0); in visitAND() 5782 NewLoad = DAG.getLoad(Load->getAddressingMode(), ISD::ZEXTLOAD, in visitAND() 5790 SDValue To[] = { NewLoad.getValue(0), NewLoad.getValue(1), in visitAND() 5791 NewLoad.getValue(2) }; in visitAND() 5794 CombineTo(Load, NewLoad.getValue(0), NewLoad.getValue(1)); in visitAND() 7608 SDValue NewLoad = in MatchLoadCombine() local [all …]
|
| H A D | TargetLowering.cpp | 3687 SDValue NewLoad = in SimplifySetCC() local 3692 DAG.getNode(ISD::AND, dl, newVT, NewLoad, in SimplifySetCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.cpp | 1416 SDValue NewLoad = DAG.getExtLoad( in LowerLOAD() local 1419 SDValue Res = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, NewLoad, in LowerLOAD()
|
| H A D | AMDGPUISelLowering.cpp | 2909 SDValue NewLoad in performLoadCombine() local 2913 SDValue BC = DAG.getNode(ISD::BITCAST, SL, VT, NewLoad); in performLoadCombine() 2914 DCI.CombineTo(N, BC, NewLoad.getValue(1)); in performLoadCombine()
|
| H A D | SIISelLowering.cpp | 7979 SDValue NewLoad = DAG.getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, in widenLoad() local 7995 SDValue Cvt = NewLoad; in widenLoad() 7997 Cvt = DAG.getNode(ISD::SIGN_EXTEND_INREG, SL, MVT::i32, NewLoad, in widenLoad() 8001 Cvt = DAG.getZeroExtendInReg(NewLoad, SL, TruncVT); in widenLoad() 8019 return DAG.getMergeValues({ Cvt, NewLoad.getValue(1) }, SL); in widenLoad()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorize.cpp | 2758 Instruction *NewLoad; in vectorizeInterleaveGroup() local 2774 NewLoad = in vectorizeInterleaveGroup() 2779 NewLoad = Builder.CreateAlignedLoad(VecTy, AddrParts[Part], in vectorizeInterleaveGroup() 2781 Group->addMetadata(NewLoad); in vectorizeInterleaveGroup() 2782 NewLoads.push_back(NewLoad); in vectorizeInterleaveGroup()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 1750 SDValue NewLoad = DAG.getMemIntrinsicNode( in lowerVECTOR_SHUFFLE() local 1754 DAG.makeEquivalentMemoryOrdering(Ld, NewLoad); in lowerVECTOR_SHUFFLE() 1755 return convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerVECTOR_SHUFFLE() 4058 SDValue NewLoad = DAG.getMemIntrinsicNode( in lowerFixedLengthVectorLoadToRVV() local 4062 SDValue Result = convertFromScalableVector(VT, NewLoad, DAG, Subtarget); in lowerFixedLengthVectorLoadToRVV()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9633 SDValue NewLoad = DAG.getMaskedLoad( in LowerMLOAD() local 9637 SDValue Combo = NewLoad; in LowerMLOAD() 9642 Combo = DAG.getNode(ISD::VSELECT, dl, VT, Mask, NewLoad, PassThru); in LowerMLOAD() 9643 return DAG.getMergeValues({Combo, NewLoad.getValue(1)}, dl); in LowerMLOAD() 16240 SDValue NewLoad = in PerformSplittingToWideningLoad() local 16244 Loads.push_back(NewLoad); in PerformSplittingToWideningLoad() 16245 Chains.push_back(SDValue(NewLoad.getNode(), 1)); in PerformSplittingToWideningLoad() 16307 if (SDValue NewLoad = PerformSplittingToWideningLoad(N, DAG)) in PerformExtendCombine() local 16308 return NewLoad; in PerformExtendCombine() 16316 if (SDValue NewLoad = PerformSplittingToWideningLoad(N, DAG)) in PerformFPExtendCombine() local [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 17372 auto NewLoad = DAG.getMaskedLoad( in LowerFixedLengthVectorLoadToSVE() local 17378 auto Result = convertFromScalableVector(DAG, VT, NewLoad); in LowerFixedLengthVectorLoadToSVE() 17427 auto NewLoad = DAG.getMaskedLoad( in LowerFixedLengthVectorMLoadToSVE() local 17435 NewLoad = DAG.getSelect(DL, ContainerVT, Mask, NewLoad, OldPassThru); in LowerFixedLengthVectorMLoadToSVE() 17438 auto Result = convertFromScalableVector(DAG, VT, NewLoad); in LowerFixedLengthVectorMLoadToSVE()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 3334 SDValue NewLoad = DAG.getLoad(ResVT, DL, LoadN->getChain(), in lowerBITCAST() local 3337 DAG.ReplaceAllUsesOfValueWith(SDValue(LoadN, 1), NewLoad.getValue(1)); in lowerBITCAST() 3338 return NewLoad; in lowerBITCAST()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 10745 SDValue NewLoad[2]; in LowerFP_EXTEND() local 10754 NewLoad[i] = DAG.getMemIntrinsicNode( in LowerFP_EXTEND() 10759 DAG.getNode(Op0.getOpcode(), SDLoc(Op0), MVT::v4f32, NewLoad[0], in LowerFP_EXTEND() 10760 NewLoad[1], Op0.getNode()->getFlags()); in LowerFP_EXTEND()
|