Home
last modified time | relevance | path

Searched refs:IsRet (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h486 bool IsRet) const;
489 bool IsRet, CallLoweringInfo *CLI) const;
H A DRISCVISelLowering.cpp6676 bool IsRet, Type *OrigTy, const RISCVTargetLowering &TLI, in CC_RISCV() argument
6684 if (!LocVT.isVector() && IsRet && ValNo > 1) in CC_RISCV()
6842 if (IsRet) in CC_RISCV()
6903 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet) const { in analyzeInputArgs()
6916 if (IsRet) in analyzeInputArgs()
6923 ArgFlags, CCInfo, /*IsFixed=*/true, IsRet, ArgTy, *this, in analyzeInputArgs()
6934 const SmallVectorImpl<ISD::OutputArg> &Outs, bool IsRet, in analyzeOutputArgs() argument
6949 ArgFlags, CCInfo, Outs[i].IsFixed, IsRet, OrigTy, *this, in analyzeOutputArgs()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.td2322 bit IsRet = isRet;
2494 let ColFields = ["IsRet"];