| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsExpandPseudo.cpp | 412 Register Incr = I->getOperand(2).getReg(); in expandAtomicBinOpSubword() local 444 .addReg(Incr); in expandAtomicBinOpSubword() 469 BuildMI(loopMBB, DL, TII->get(Mips::AND), Incr).addReg(Incr).addReg(Mask); in expandAtomicBinOpSubword() 476 .addReg(Incr); in expandAtomicBinOpSubword() 489 .addReg(Incr) in expandAtomicBinOpSubword() 503 .addReg(Incr) in expandAtomicBinOpSubword() 518 .addReg(Incr); in expandAtomicBinOpSubword() 525 .addReg(Incr) in expandAtomicBinOpSubword() 634 Register Incr = I->getOperand(2).getReg(); in expandAtomicBinOp() local 731 assert((OldVal != Incr) && "Clobbered the wrong reg!"); in expandAtomicBinOp() [all …]
|
| H A D | MipsISelLowering.cpp | 1547 Register Incr = MI.getOperand(2).getReg(); in emitAtomicBinary() local 1588 Register IncrCopy = RegInfo.createVirtualRegister(RegInfo.getRegClass(Incr)); in emitAtomicBinary() 1590 BuildMI(*BB, II, DL, TII->get(Mips::COPY), IncrCopy).addReg(Incr); in emitAtomicBinary() 1658 Register Incr = MI.getOperand(2).getReg(); in emitAtomicBinaryPartword() local 1796 BuildMI(BB, DL, TII->get(Mips::SLLV), Incr2).addReg(Incr).addReg(ShiftAmt); in emitAtomicBinaryPartword()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 90 MachineOperand &Incr, unsigned BaseReg); 221 int64_t Incr; in tryToCombine() local 222 if (!isAddConstantOp(Add, Incr)) in tryToCombine() 224 if (!isValidLoadStoreOffset(Incr)) in tryToCombine() 251 fixPastUses(Uses, B, Incr); in tryToCombine() 343 MachineOperand &Incr, unsigned BaseReg) { in canFixPastUses() argument 345 assert(Incr.isImm() && "Expected immediate increment"); in canFixPastUses() 346 int64_t NewOffset = Incr.getImm(); in canFixPastUses()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
| H A D | IndVarSimplify.cpp | 225 auto *Incr = dyn_cast<BinaryOperator>(PN->getIncomingValue(BackEdge)); in handleFloatingPointIV() local 226 if (Incr == nullptr || Incr->getOpcode() != Instruction::FAdd) return false; in handleFloatingPointIV() 230 ConstantFP *IncValueVal = dyn_cast<ConstantFP>(Incr->getOperand(1)); in handleFloatingPointIV() 232 if (IncValueVal == nullptr || Incr->getOperand(0) != PN || in handleFloatingPointIV() 238 Value::user_iterator IncrUse = Incr->user_begin(); in handleFloatingPointIV() 240 if (IncrUse == Incr->user_end()) return false; in handleFloatingPointIV() 242 if (IncrUse != Incr->user_end()) return false; in handleFloatingPointIV() 369 Incr->getName()+".int", Incr); in handleFloatingPointIV() 387 Incr->replaceAllUsesWith(UndefValue::get(Incr->getType())); in handleFloatingPointIV() 388 RecursivelyDeleteTriviallyDeadInstructions(Incr, TLI, MSSAU.get()); in handleFloatingPointIV()
|
| H A D | LoopStrengthReduce.cpp | 2146 BinaryOperator *Incr = in OptimizeShadowIV() local 2148 if (!Incr) continue; in OptimizeShadowIV() 2149 if (Incr->getOpcode() != Instruction::Add in OptimizeShadowIV() 2150 && Incr->getOpcode() != Instruction::Sub) in OptimizeShadowIV() 2155 if (Incr->getOperand(0) == PH) in OptimizeShadowIV() 2156 C = dyn_cast<ConstantInt>(Incr->getOperand(1)); in OptimizeShadowIV() 2157 else if (Incr->getOperand(1) == PH) in OptimizeShadowIV() 2158 C = dyn_cast<ConstantInt>(Incr->getOperand(0)); in OptimizeShadowIV() 2174 BinaryOperator::Create(Incr->getOpcode() == Instruction::Add ? in OptimizeShadowIV() 2176 NewPH, CFP, "IV.S.next.", Incr); in OptimizeShadowIV()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVLIWPacketizer.cpp | 538 int Incr; in updateOffset() local 539 if (!HII->getIncrementValue(MJ, Incr)) in updateOffset() 543 if (!HII->isValidOffset(MI.getOpcode(), Offset+Incr, HRI)) in updateOffset() 546 MI.getOperand(OPI).setImm(Offset + Incr); in updateOffset()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 220 int I = 0, End = NF, Incr = 1; in copyPhysReg() local 226 Incr = -1; in copyPhysReg() 229 for (; I != End; I += Incr) { in copyPhysReg()
|
| H A D | RISCVISelLowering.h | 442 Value *AlignedAddr, Value *Incr,
|
| H A D | RISCVISelLowering.cpp | 8351 IRBuilder<> &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic() argument 8362 Incr = Builder.CreateSExt(Incr, Builder.getInt64Ty()); in emitMaskedAtomicRMWIntrinsic() 8382 {AlignedAddr, Incr, Mask, SextShamt, Ordering}); in emitMaskedAtomicRMWIntrinsic() 8385 Builder.CreateCall(LrwOpScwLoop, {AlignedAddr, Incr, Mask, Ordering}); in emitMaskedAtomicRMWIntrinsic()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Frontend/OpenMP/ |
| H A D | OMPIRBuilder.cpp | 1187 Value *Incr = Step; in createCanonicalLoop() local 1199 Incr = Builder.CreateSelect(IsNeg, Builder.CreateNeg(Step), Step); in createCanonicalLoop() 1213 CountIfLooping = Builder.CreateAdd(Builder.CreateUDiv(Span, Incr), One); in createCanonicalLoop() 1217 Builder.CreateUDiv(Builder.CreateSub(Span, One), Incr), One); in createCanonicalLoop() 1219 InclusiveStop ? CmpInst::ICMP_ULT : CmpInst::ICMP_ULE, Span, Incr); in createCanonicalLoop()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 3186 int SubReg = 0, End = NumRegs, Incr = 1; in copyPhysRegTuple() local 3190 Incr = -1; in copyPhysRegTuple() 3193 for (; SubReg != End; SubReg += Incr) { in copyPhysRegTuple()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 2045 int incrementUnscheduledDeps(int Incr) { in incrementUnscheduledDeps() 2046 UnscheduledDeps += Incr; in incrementUnscheduledDeps() 2047 return FirstInBundle->UnscheduledDepsInBundle += Incr; in incrementUnscheduledDeps()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1882 Value *AlignedAddr, Value *Incr, in emitMaskedAtomicRMWIntrinsic() argument
|
| /netbsd-src/external/gpl3/gcc/dist/config/ |
| H A D | ChangeLog | 1783 * acinclude.m4: Updated for Incr Tcl 3.0.
|
| /netbsd-src/external/gpl3/binutils/dist/config/ |
| H A D | ChangeLog | 1745 * acinclude.m4: Updated for Incr Tcl 3.0.
|
| /netbsd-src/external/gpl3/binutils.old/dist/config/ |
| H A D | ChangeLog | 1728 * acinclude.m4: Updated for Incr Tcl 3.0.
|
| /netbsd-src/external/gpl3/binutils/dist/binutils/po/ |
| H A D | fr.po | 9997 msgstr " Incrément de pile %d\n"
|
| /netbsd-src/external/gpl3/binutils.old/dist/binutils/po/ |
| H A D | fr.po | 9436 msgstr " Incrément de pile %d\n"
|