| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | ValueTypes.h | 102 EVT changeVectorElementType(EVT EltVT) const { in changeVectorElementType() 104 assert(EltVT.isSimple() && in changeVectorElementType() 106 return getSimpleVT().changeVectorElementType(EltVT.getSimpleVT()); in changeVectorElementType() 108 return changeExtendedVectorElementType(EltVT); in changeVectorElementType() 399 EVT EltVT = getVectorElementType(); in widenIntegerVectorElementType() local 400 EltVT = EVT::getIntegerVT(Context, 2 * EltVT.getSizeInBits()); in widenIntegerVectorElementType() 401 return EVT::getVectorVT(Context, EltVT, getVectorElementCount()); in widenIntegerVectorElementType() 408 EVT EltVT = getVectorElementType(); in getHalfNumVectorElementsVT() local 411 return EVT::getVectorVT(Context, EltVT, EltCnt.divideCoefficientBy(2)); in getHalfNumVectorElementsVT() 418 EVT EltVT = getVectorElementType(); in getDoubleNumVectorElementsVT() local [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelDAGToDAG.cpp | 1059 EVT EltVT = N->getValueType(0); in tryLoadVector() local 1064 if (EltVT == MVT::v2f16) { in tryLoadVector() 1066 EltVT = MVT::i32; in tryLoadVector() 1076 Opcode = pickOpcodeForVT(EltVT.getSimpleVT().SimpleTy, in tryLoadVector() 1084 pickOpcodeForVT(EltVT.getSimpleVT().SimpleTy, NVPTX::LDV_i8_v4_avar, in tryLoadVector() 1103 Opcode = pickOpcodeForVT(EltVT.getSimpleVT().SimpleTy, in tryLoadVector() 1111 pickOpcodeForVT(EltVT.getSimpleVT().SimpleTy, NVPTX::LDV_i8_v4_asi, in tryLoadVector() 1132 EltVT.getSimpleVT().SimpleTy, NVPTX::LDV_i8_v2_ari_64, in tryLoadVector() 1140 EltVT.getSimpleVT().SimpleTy, NVPTX::LDV_i8_v4_ari_64, in tryLoadVector() 1151 Opcode = pickOpcodeForVT(EltVT.getSimpleVT().SimpleTy, in tryLoadVector() [all …]
|
| H A D | NVPTXISelLowering.cpp | 188 EVT EltVT = VT.getVectorElementType(); in ComputePTXValueVTs() local 192 if (EltVT == MVT::f16 && NumElts % 2 == 0) { in ComputePTXValueVTs() 193 EltVT = MVT::v2f16; in ComputePTXValueVTs() 197 ValueVTs.push_back(EltVT); in ComputePTXValueVTs() 199 Offsets->push_back(Off + j * EltVT.getStoreSize()); in ComputePTXValueVTs() 230 EVT EltVT = ValueVTs[Idx]; in CanMergeParamLoadStoresStartingAt() local 231 unsigned EltSize = EltVT.getStoreSize(); in CanMergeParamLoadStoresStartingAt() 252 if (ValueVTs[j] != EltVT) in CanMergeParamLoadStoresStartingAt() 1501 EVT EltVT = VTs[j]; in LowerCall() local 1509 } else if (EltVT.getSizeInBits() < 16) { in LowerCall() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 305 EVT EltVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_BUILD_VECTOR() local 309 if (EltVT.isInteger()) in ScalarizeVecRes_BUILD_VECTOR() 310 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, InOp); in ScalarizeVecRes_BUILD_VECTOR() 348 EVT EltVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_INSERT_VECTOR_ELT() local 349 if (Op.getValueType() != EltVT) in ScalarizeVecRes_INSERT_VECTOR_ELT() 351 Op = DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, Op); in ScalarizeVecRes_INSERT_VECTOR_ELT() 395 EVT EltVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_InregOp() local 398 return DAG.getNode(N->getOpcode(), SDLoc(N), EltVT, in ScalarizeVecRes_InregOp() 408 EVT EltVT = N->getValueType(0).getVectorElementType(); in ScalarizeVecRes_VecInregOp() local 419 return DAG.getNode(ISD::ANY_EXTEND, DL, EltVT, Op); in ScalarizeVecRes_VecInregOp() [all …]
|
| H A D | LegalizeVectorOps.cpp | 355 EVT EltVT = ValVT.getVectorElementType(); in LegalizeOp() local 356 if (TLI.getOperationAction(Node->getOpcode(), EltVT) in LegalizeOp() 358 TLI.getStrictFPOperationAction(Node->getOpcode(), EltVT) in LegalizeOp() 1456 EVT EltVT = VT.getVectorElementType(); in UnrollStrictFPOp() local 1461 EVT TmpEltVT = EltVT; in UnrollStrictFPOp() 1498 ScalarResult = DAG.getSelect(dl, EltVT, ScalarResult, in UnrollStrictFPOp() 1500 (EltVT.getSizeInBits()), dl, EltVT), in UnrollStrictFPOp() 1501 DAG.getConstant(0, dl, EltVT)); in UnrollStrictFPOp() 1517 EVT EltVT = VT.getVectorElementType(); in UnrollVSETCC() local 1533 Ops[i] = DAG.getSelect(dl, EltVT, Ops[i], in UnrollVSETCC() [all …]
|
| H A D | LegalizeDAG.cpp | 374 EVT EltVT = VT.getVectorElementType(); in PerformInsertVectorEltInMemory() local 389 MachinePointerInfo::getUnknownStack(DAG.getMachineFunction()), EltVT); in PerformInsertVectorEltInMemory() 402 EVT EltVT = Vec.getValueType().getVectorElementType(); in ExpandINSERT_VECTOR_ELT() local 403 if (Val.getValueType() == EltVT || in ExpandINSERT_VECTOR_ELT() 404 (EltVT.isInteger() && Val.getValueType().bitsGE(EltVT))) { in ExpandINSERT_VECTOR_ELT() 1861 EVT EltVT = VT.getVectorElementType(); in ExpandBUILD_VECTOR() local 1902 if (OpVT==EltVT) in ExpandBUILD_VECTOR() 1909 CV.push_back(ConstantInt::get(EltVT.getTypeForEVT(*DAG.getContext()), in ExpandBUILD_VECTOR() 1914 Type *OpNTy = EltVT.getTypeForEVT(*DAG.getContext()); in ExpandBUILD_VECTOR() 3003 EVT EltVT = VT.getVectorElementType(); in ExpandNode() local [all …]
|
| H A D | LegalizeTypesGeneric.cpp | 317 EVT EltVT) { in IntegerToVector() argument 327 IntegerToVector(Parts[0], NumElements, Ops, EltVT); in IntegerToVector() 328 IntegerToVector(Parts[1], NumElements, Ops, EltVT); in IntegerToVector() 330 Ops.push_back(DAG.getNode(ISD::BITCAST, DL, EltVT, Op)); in IntegerToVector()
|
| H A D | SelectionDAG.cpp | 949 EVT EltVT = N->getValueType(0).getVectorElementType(); in VerifySDNode() local 951 assert((Op.getValueType() == EltVT || in VerifySDNode() 952 (EltVT.isInteger() && Op.getValueType().isInteger() && in VerifySDNode() 953 EltVT.bitsLE(Op.getValueType()))) && in VerifySDNode() 1321 EVT EltVT = VT.getScalarType(); in getNOT() local 1323 getConstant(APInt::getAllOnesValue(EltVT.getSizeInBits()), DL, VT); in getNOT() 1349 EVT EltVT = VT.getScalarType(); in getConstant() local 1350 assert((EltVT.getSizeInBits() >= 64 || in getConstant() 1351 (uint64_t)((int64_t)Val >> EltVT.getSizeInBits()) + 1 < 2) && in getConstant() 1353 return getConstant(APInt(EltVT.getSizeInBits(), Val), DL, VT, isT, isO); in getConstant() [all …]
|
| H A D | TargetLowering.cpp | 2334 EVT EltVT = VT.getVectorElementType(); in getKnownUndefForVectorBinop() local 2342 return DAG.getUNDEF(EltVT); in getKnownUndefForVectorBinop() 2366 if (C0 && C1 && C0.getValueType() == EltVT && C1.getValueType() == EltVT) in getKnownUndefForVectorBinop() 2367 if (DAG.getNode(BO.getOpcode(), SDLoc(BO), EltVT, C0, C1).isUndef()) in getKnownUndefForVectorBinop() 7812 EVT EltVT = VecVT.getVectorElementType(); in getVectorElementPointer() local 7815 unsigned EltSize = EltVT.getFixedSizeInBits() / 8; // FIXME: should be ABI size. in getVectorElementPointer() 7816 assert(EltSize * 8 == EltVT.getFixedSizeInBits() && in getVectorElementPointer() 8539 EVT EltVT = VT.getVectorElementType(); in expandVecReduce() local 8547 Res = DAG.getNode(BaseOpcode, dl, EltVT, Res, Ops[i], Node->getFlags()); in expandVecReduce() 8550 if (EltVT != Node->getValueType(0)) in expandVecReduce() [all …]
|
| H A D | SelectionDAGBuilder.cpp | 1590 EVT EltVT = ValueVTs[i]; in getValueImpl() local 1592 Constants[i] = DAG.getUNDEF(EltVT); in getValueImpl() 1593 else if (EltVT.isFloatingPoint()) in getValueImpl() 1594 Constants[i] = DAG.getConstantFP(0, getCurSDLoc(), EltVT); in getValueImpl() 1596 Constants[i] = DAG.getConstant(0, getCurSDLoc(), EltVT); in getValueImpl() 1620 EVT EltVT = in getValueImpl() local 1624 if (EltVT.isFloatingPoint()) in getValueImpl() 1625 Op = DAG.getConstantFP(0, getCurSDLoc(), EltVT); in getValueImpl() 1627 Op = DAG.getConstant(0, getCurSDLoc(), EltVT); in getValueImpl() 3719 EVT EltVT = VT.getVectorElementType(); in visitShuffleVector() local [all …]
|
| H A D | LegalizeFloatTypes.cpp | 2334 EVT EltVT = VecVT.getVectorElementType(); in PromoteFloatRes_EXTRACT_VECTOR_ELT() local 2347 SDValue Res = DAG.getNode(N->getOpcode(), DL, EltVT, Vec, Idx); in PromoteFloatRes_EXTRACT_VECTOR_ELT() 2358 Res = DAG.getNode(N->getOpcode(), DL, EltVT, Lo, Idx); in PromoteFloatRes_EXTRACT_VECTOR_ELT() 2360 Res = DAG.getNode(N->getOpcode(), DL, EltVT, Hi, in PromoteFloatRes_EXTRACT_VECTOR_ELT()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 973 EVT EltVT = VT.getVectorElementType(); in getTypeConversion() local 977 return LegalizeKind(TypeScalarizeVector, EltVT); in getTypeConversion() 982 if (EltVT.isInteger()) { in getTypeConversion() 987 EVT NVT = EVT::getVectorVT(Context, EltVT, NumElts); in getTypeConversion() 992 LegalizeKind LK = getTypeConversion(Context, EltVT); in getTypeConversion() 1007 EVT OldEltVT = EltVT; in getTypeConversion() 1011 EltVT = EVT::getIntegerVT(Context, 1 + EltVT.getSizeInBits()) in getTypeConversion() 1018 if (!EltVT.isSimple()) in getTypeConversion() 1022 MVT NVT = MVT::getVectorVT(EltVT.getSimpleVT(), NumElts); in getTypeConversion() 1026 EVT::getVectorVT(Context, EltVT, NumElts)); in getTypeConversion() [all …]
|
| H A D | ValueTypes.cpp | 31 EVT EVT::changeExtendedVectorElementType(EVT EltVT) const { in changeExtendedVectorElementType() 34 return getVectorVT(Context, EltVT, getVectorElementCount()); in changeExtendedVectorElementType()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86InstrFMA.td | 333 SDNode Move, ValueType VT, ValueType EltVT, 338 (EltVT (extractelt (VT VR128:$src1), (iPTR 0))), 346 (EltVT (extractelt (VT VR128:$src1), (iPTR 0)))))))), 353 (EltVT (extractelt (VT VR128:$src1), (iPTR 0))), 360 (Op (EltVT (extractelt (VT VR128:$src1), (iPTR 0))), 368 (EltVT (extractelt (VT VR128:$src1), (iPTR 0)))))))), 606 ValueType VT, ValueType EltVT,
|
| H A D | X86InstrAVX512.td | 16 // EltVT). These are things like the register class for the writemask, etc. 23 ValueType EltVT = eltvt; 43 // v # NumElts # EltVT, so for vector of 8 elements of i32 it will be v8i32 47 !if (!eq (EltVT.Size, 32), 4, 48 !if (!eq (EltVT.Size, 64), 2, NumElts)), NumElts) # EltVT; 53 string EltTypeName = !cast<string>(EltVT); 56 int EltSize = EltVT.Size; 66 X86MemOperand ScalarMemOp = !cast<X86MemOperand>(EltVT # "mem"); 76 PatFrag ScalarLdFrag = !cast<PatFrag>("load" # EltVT); 3985 (_.EltVT (X86selects VK1WM:$mask, [all …]
|
| H A D | X86ISelLowering.h | 1312 EVT EltVT = VT.getScalarType(); local 1313 return (EltVT == MVT::f32 || EltVT == MVT::f64) && Index == 0;
|
| H A D | X86ISelLowering.cpp | 2234 MVT EltVT = LegalVT.getSimpleVT().getVectorElementType(); in getSetCCResultType() local 2235 if (Subtarget.hasBWI() || EltVT.getSizeInBits() >= 32) in getSetCCResultType() 5802 MVT EltVT = ConstVecVT.getVectorElementType(); in getConstVector() local 5805 SDValue OpNode = IsUndef ? DAG.getUNDEF(EltVT) : in getConstVector() 5806 DAG.getConstant(Values[i], dl, EltVT); in getConstVector() 5809 Ops.push_back(IsUndef ? DAG.getUNDEF(EltVT) : in getConstVector() 5810 DAG.getConstant(0, dl, EltVT)); in getConstVector() 5833 MVT EltVT = ConstVecVT.getVectorElementType(); in getConstVector() local 5836 Ops.append(Split ? 2 : 1, DAG.getUNDEF(EltVT)); in getConstVector() 5842 Ops.push_back(DAG.getConstant(V.trunc(32), dl, EltVT)); in getConstVector() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Support/ |
| H A D | MachineValueType.h | 454 MVT changeVectorElementType(MVT EltVT) const { in changeVectorElementType() argument 455 MVT VecTy = MVT::getVectorVT(EltVT, getVectorElementCount()); in changeVectorElementType() 473 MVT EltVT = getVectorElementType(); in getHalfNumVectorElementsVT() local 476 return getVectorVT(EltVT, EltCnt.divideCoefficientBy(2)); in getHalfNumVectorElementsVT()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 5378 EVT EltVT = VecVT.getVectorElementType(); in lowerINSERT_SUBVECTOR() local 5384 SDValue Elt = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, EltVT, Ins, in lowerINSERT_SUBVECTOR() 5398 EVT EltVT = VecVT.getVectorElementType(); in lowerINSERT_VECTOR_ELT() local 5400 unsigned EltSize = EltVT.getSizeInBits(); in lowerINSERT_VECTOR_ELT() 5477 EVT EltVT = VecVT.getVectorElementType(); in lowerEXTRACT_VECTOR_ELT() local 5489 unsigned EltSize = EltVT.getSizeInBits(); in lowerEXTRACT_VECTOR_ELT() 5521 EVT EltVT = PackVT.getVectorElementType(); in lowerVECTOR_SHUFFLE() local 5553 SDValue Elt0 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, EltVT, in lowerVECTOR_SHUFFLE() 5557 SDValue Elt1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, EltVT, in lowerVECTOR_SHUFFLE() 9766 EVT EltVT = Lo.getValueType(); in performFCanonicalizeCombine() local [all …]
|
| H A D | AMDGPUISelLowering.cpp | 1490 EVT EltVT = VT.getVectorElementType(); in getSplitDestVTs() local 1493 LoVT = EVT::getVectorVT(*DAG.getContext(), EltVT, LoNumElts); in getSplitDestVTs() 1495 ? EltVT in getSplitDestVTs() 1496 : EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts - LoNumElts); in getSplitDestVTs() 3211 EVT EltVT = Elt0.getValueType(); in performTruncateCombine() local 3212 if (VT.getFixedSizeInBits() <= EltVT.getFixedSizeInBits()) { in performTruncateCombine() 3213 if (EltVT.isFloatingPoint()) { in performTruncateCombine() 3215 EltVT.changeTypeToInteger(), Elt0); in performTruncateCombine()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 650 EVT EltVT = VT.getVectorElementType(); in SelectBuildVector() local 655 CurDAG->SelectNodeTo(N, AMDGPU::COPY_TO_REGCLASS, EltVT, N->getOperand(0), in SelectBuildVector() 687 DL, EltVT); in SelectBuildVector()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1371 MVT EltVT = N.getSimpleValueType().getVectorElementType(); in selectVSplatSimmHelper() local 1372 if (EltVT.bitsLT(XLenVT)) in selectVSplatSimmHelper() 1373 SplatImm = SignExtend64(SplatImm, EltVT.getSizeInBits()); in selectVSplatSimmHelper()
|
| H A D | RISCVISelLowering.cpp | 1219 MVT EltVT = VT.getVectorElementType(); in getContainerForFixedLengthVector() local 1220 switch (EltVT.SimpleTy) { in getContainerForFixedLengthVector() 1236 return MVT::getScalableVectorVT(EltVT, NumElts); in getContainerForFixedLengthVector() 2192 MVT EltVT = VT.getVectorElementType(); in LowerOperation() local 2195 unsigned EltSize = EltVT.getSizeInBits(); in LowerOperation() 2205 MVT IVecVT = MVT::getVectorVT(MVT::getIntegerVT(EltVT.getSizeInBits()), in LowerOperation() 2226 assert(EltVT == MVT::f16 && "Unexpected [US]_TO_FP lowering"); in LowerOperation() 3203 EVT EltVT = Op.getValueType(); in lowerEXTRACT_VECTOR_ELT() local 3212 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, EltVT, Vec, Idx); in lowerEXTRACT_VECTOR_ELT() 3232 if (!EltVT.isInteger()) { in lowerEXTRACT_VECTOR_ELT() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 411 EVT EltVT = VT.getScalarType(); in getCastInstrCost() local 412 return (EltVT == MVT::f32 && ST->hasVFP2Base()) || in getCastInstrCost() 413 (EltVT == MVT::f64 && ST->hasFP64()) || in getCastInstrCost() 414 (EltVT == MVT::f16 && ST->hasFullFP16()); in getCastInstrCost()
|
| H A D | ARMISelLowering.cpp | 7689 EVT EltVT = EVT::getFloatingPointVT(EltSize); in LowerBUILD_VECTOR() local 7690 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerBUILD_VECTOR() 7693 Ops.push_back(DAG.getNode(ISD::BITCAST, dl, EltVT, Op.getOperand(i))); in LowerBUILD_VECTOR() 7808 EVT EltVT = SrcVT.getVectorElementType(); in ReconstructShuffle() local 7809 unsigned NumSrcElts = VTSize / EltVT.getFixedSizeInBits(); in ReconstructShuffle() 7810 EVT DestVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumSrcElts); in ReconstructShuffle() 8505 EVT EltVT = EVT::getFloatingPointVT(EltSize); in LowerVECTOR_SHUFFLE() local 8506 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerVECTOR_SHUFFLE() 8512 Ops.push_back(DAG.getUNDEF(EltVT)); in LowerVECTOR_SHUFFLE() 8514 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, in LowerVECTOR_SHUFFLE() [all …]
|