| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMCallingConv.h | 22 CCState &State); 25 CCState &State); 28 CCState &State); 31 CCState &State); 34 CCState &State); 37 ISD::ArgFlagsTy ArgFlags, CCState &State); 40 CCState &State); 43 CCState &State); 46 CCState &State); 49 CCState &State);
|
| H A D | ARMCallingConv.cpp | 23 CCState &State, bool CanFail) { in f64AssignAPCS() 52 CCState &State) { in CC_ARM_APCS_Custom_f64() 64 CCState &State, bool CanFail) { in f64AssignAAPCS() 105 CCState &State) { in CC_ARM_AAPCS_Custom_f64() 115 CCValAssign::LocInfo LocInfo, CCState &State) { in f64RetAssign() 137 CCState &State) { in RetCC_ARM_APCS_Custom_f64() 148 CCState &State) { in RetCC_ARM_AAPCS_Custom_f64() 173 CCState &State) { in CC_ARM_AAPCS_Custom_Aggregate() 289 CCValAssign::LocInfo LocInfo, CCState &State, in CustomAssignInRegList() 301 ISD::ArgFlagsTy ArgFlags, CCState &State) { in CC_ARM_AAPCS_Custom_f16() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64CallingConvention.h | 21 CCState &State); 24 ISD::ArgFlagsTy ArgFlags, CCState &State); 27 ISD::ArgFlagsTy ArgFlags, CCState &State); 30 ISD::ArgFlagsTy ArgFlags, CCState &State); 33 ISD::ArgFlagsTy ArgFlags, CCState &State); 36 ISD::ArgFlagsTy ArgFlags, CCState &State); 39 ISD::ArgFlagsTy ArgFlags, CCState &State); 42 CCState &State); 45 CCState &State); 48 ISD::ArgFlagsTy ArgFlags, CCState &State);
|
| H A D | AArch64CallingConvention.cpp | 44 CCState &State, Align SlotAlign) { in finishStackBlock() 106 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_AArch64_Custom_Stack_Block() 125 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_AArch64_Custom_Block()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | CallingConvLower.cpp | 30 CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf, in CCState() function in CCState 44 void CCState::HandleByVal(unsigned ValNo, MVT ValVT, MVT LocVT, in HandleByVal() 61 void CCState::MarkAllocated(MCPhysReg Reg) { in MarkAllocated() 66 void CCState::MarkUnallocated(MCPhysReg Reg) { in MarkUnallocated() 71 bool CCState::IsShadowAllocatedReg(MCRegister Reg) const { in IsShadowAllocatedReg() 90 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, in AnalyzeFormalArguments() 104 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn() 118 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn() 131 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands() 148 void CCState::AnalyzeCallOperands(SmallVectorImpl<MVT> &ArgVTs, in AnalyzeCallOperands() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCCallingConv.h | 24 CCState &State); 27 CCState &State); 30 CCState &State); 33 CCState &State); 36 CCState &State); 39 CCState &State); 42 ISD::ArgFlagsTy ArgFlags, CCState &State);
|
| H A D | PPCCCState.h | 19 class PPCCCState : public CCState { 35 : CCState(CC, isVarArg, MF, locs, C) {} in PPCCCState() 41 class AIXCCState : public CCState { 48 : CCState(CC, IsVarArg, MF, Locs, C) {} in AIXCCState() 54 CCState::AnalyzeFormalArguments(Ins, Fn); in AnalyzeFormalArguments() 65 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands()
|
| H A D | PPCCallingConv.cpp | 17 CCState &) { in CC_PPC_AnyReg_Error() argument 27 CCState &State) { in CC_PPC32_SVR4_Custom_Dummy() 35 CCState &State) { in CC_PPC32_SVR4_Custom_AlignArgRegs() 60 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_PPC32_SVR4_Custom_SkipLastArgRegsPPCF128() 85 CCState &State) { in CC_PPC32_SVR4_Custom_AlignFPArgRegs() 113 CCState &State) { in CC_PPC32_SPE_CustomSplitFP64() 142 CCState &State) { in CC_PPC32_SPE_RetF64()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZCallingConv.h | 32 class SystemZCCState : public CCState { 49 : CCState(CC, isVarArg, MF, locs, C) {} in SystemZCCState() 62 CCState::AnalyzeFormalArguments(Ins, Fn); in AnalyzeFormalArguments() 76 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands() 98 CCState &State) { in CC_SystemZ_I128Indirect() 145 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_XPLINK64_Shadow_Reg() 169 CCState &State) { in CC_XPLINK64_Allocate128BitVararg() 208 CCState &) { in RetCC_SystemZ_Error() argument 213 ISD::ArgFlagsTy &, CCState &) { in CC_SystemZ_Error() argument 219 CCState &) { in CC_SystemZ_GHC_Error() argument
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsCCState.h | 20 class MipsCCState : public CCState { 86 : CCState(CC, isVarArg, MF, locs, C), SpecialCallingConv(SpecialCC) {} in CCState() function 94 CCState::AnalyzeCallOperands(Outs, Fn); in AnalyzeCallOperands() 113 CCState::AnalyzeFormalArguments(Ins, Fn); in AnalyzeFormalArguments() 124 CCState::AnalyzeCallResult(Ins, Fn); in AnalyzeCallResult() 134 CCState::AnalyzeReturn(Outs, Fn); in AnalyzeReturn() 144 bool Return = CCState::CheckReturn(ArgsFlags, Fn); in CheckReturn()
|
| H A D | Mips16ISelLowering.h | 35 const CCState &CCInfo, unsigned NextStackOffset,
|
| H A D | MipsISelLowering.h | 343 void HandleByVal(CCState *, unsigned &, Align) const override; 556 isEligibleForTailCallOptimization(const CCState &CCInfo, 585 CCState &State) const;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86CallingConv.cpp | 30 CCState &State) { in CC_X86_32_RegCall_Assign2Regs() 94 CCState &State) { in CC_X86_VectorCallAssignRegister() 130 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_X86_64_VectorCall() 190 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_X86_32_VectorCall() 230 CCState &) { in CC_X86_AnyReg_Error() argument 239 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_X86_32_MCUInReg() 299 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_X86_Intr() 335 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_X86_64_Pointer()
|
| H A D | X86CallingConv.h | 25 CCState &State); 28 ISD::ArgFlagsTy ArgFlags, CCState &State);
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
| H A D | M68kCallingConv.h | 27 class M68kCCState : public CCState { 34 : CCState(CC, IsVarArg, MF, Locs, C), F(F) {} in M68kCCState() 41 ISD::ArgFlagsTy &ArgFlags, CCState &State) { in CC_M68k_Any_AssignToReg()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | CallLowering.h | 174 ISD::ArgFlagsTy Flags, CCState &State) { in assignArg() 376 CCState &CCInfo) const; 393 CCState &CCState, 460 bool checkReturn(CCState &CCInfo, SmallVectorImpl<BaseArgInfo> &Outs,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | CallingConvLower.h | 27 class CCState; variable 179 ISD::ArgFlagsTy ArgFlags, CCState &State); 186 ISD::ArgFlagsTy &ArgFlags, CCState &State); 191 class CCState { 250 CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.h | 338 CCState &CCInfo, 464 void allocateHSAUserSGPRs(CCState &CCInfo, 469 void allocateSystemSGPRs(CCState &CCInfo, 475 void allocateSpecialEntryInputVGPRs(CCState &CCInfo, 480 CCState &CCInfo, 485 void allocateSpecialInputVGPRs(CCState &CCInfo, 489 void allocateSpecialInputVGPRsFixed(CCState &CCInfo,
|
| H A D | AMDGPUCallLowering.cpp | 275 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, in canLowerReturn() 436 static void allocateHSAUserSGPRs(CCState &CCInfo, in allocateHSAUserSGPRs() 501 CCState CCInfo(F.getCallingConv(), F.isVarArg(), MF, ArgLocs, F.getContext()); in lowerFormalArgumentsKernel() 591 CCState CCInfo(CC, F.isVarArg(), MF, ArgLocs, F.getContext()); in lowerFormalArguments() 750 CCState &CCInfo, in passSpecialInputs() 989 CCState OutInfo(CalleeCC, false, MF, OutLocs, CallerF.getContext()); in areCalleeOutgoingArgsTailCallable() 1156 CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext()); in lowerTailCall() 1182 CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext()); in lowerTailCall() 1314 CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext()); in lowerCall()
|
| H A D | AMDGPUCallLowering.h | 55 CCState &CCInfo,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 440 static void AnalyzeVarArgs(CCState &State, in AnalyzeVarArgs() 445 static void AnalyzeVarArgs(CCState &State, in AnalyzeVarArgs() 455 static void AnalyzeArguments(CCState &State, in AnalyzeArguments() 549 static void AnalyzeRetResult(CCState &State, in AnalyzeRetResult() 554 static void AnalyzeRetResult(CCState &State, in AnalyzeRetResult() 560 static void AnalyzeReturnValues(CCState &State, in AnalyzeReturnValues() 628 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCCCArguments() 729 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, Context); in CanLowerReturn() 750 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), RVLocs, in LowerReturn() 811 CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCCCCallTo() [all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.cpp | 238 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCall() 245 CCState RetCCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), RVLocs, in LowerCall() 456 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), ArgLocs, in LowerCallArguments() 597 CCState CCInfo(CallConv, IsVarArg, MF, RVLocs, Context); in CanLowerReturn() 619 CCState CCInfo(CallConv, IsVarArg, DAG.getMachineFunction(), RVLocs, in LowerReturn()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 484 void analyzeInputArgs(MachineFunction &MF, CCState &CCInfo, 487 void analyzeOutputArgs(MachineFunction &MF, CCState &CCInfo, 550 CCState &CCInfo, CallLoweringInfo &CLI, MachineFunction &MF,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 520 CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs, F.getContext()); in determineAndHandleAssignments() 538 CCState &CCInfo) const { in determineAssignments() 609 CCState &CCInfo, in handleAssignments() 868 bool CallLowering::checkReturn(CCState &CCInfo, in checkReturn() 978 CCState CCInfo1(CalleeCC, Info.IsVarArg, MF, ArgLocs1, F.getContext()); in resultsCompatible() 983 CCState CCInfo2(CallerCC, F.isVarArg(), MF, ArgLocs2, F.getContext()); in resultsCompatible()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 86 CCState &State) override { in assignArg() 112 CCState &State) override { in assignArg() 483 CCState CCInfo(F.getCallingConv(), /*IsVarArg=*/true, MF, ArgLocs, in handleMustTailForwardedRegisters() 702 CCState OutInfo(CalleeCC, false, MF, OutLocs, Ctx); in areCalleeOutgoingArgsTailCallable() 950 CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext()); in lowerTailCall()
|