nvme/rdma: Register UMR per IO request

If accel sequence is supported, append a copy
task even if there is no accel sequence. NVME RDMA
driver expects that accel framework registers UMR
for the data

nvme/rdma: Register UMR per IO request

If accel sequence is supported, append a copy
task even if there is no accel sequence. NVME RDMA
driver expects that accel framework registers UMR
for the data buffer. This UMR allows to represent
fragmented payload as a virtually contig one.

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I410f991959b08eab033105a7dbb4a9aaba491567
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/24709
Reviewed-by: Ben Walker <ben@nvidia.com>
Community-CI: Community CI Samsung <spdk.community.ci.samsung@gmail.com>
Reviewed-by: Jim Harris <jim.harris@nvidia.com>
Community-CI: Mellanox Build Bot
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>

show more ...

nvme/rdma: Support accel sequence

If a request has an accel sequence, we append a copy task
with RDMA memory domain and don't send capsule until
the data_transfer callback is called. In the callback

nvme/rdma: Support accel sequence

If a request has an accel sequence, we append a copy task
with RDMA memory domain and don't send capsule until
the data_transfer callback is called. In the callback
we expect to get a single iov and a memory key which
are sent in NVMF capsule to remote taget. When network
transmission is finished, we finish data tranfer operation.
The reuqest is completed in accel sequence finish_cb.
A request which is executing accel sequence has a special
flag, we don't abort such requests.
Also, we store the data transfer completion callback and
call it in case of network failure.
Added tests for this feature

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I021bd5f268185a5e1b2d77eb098f8daf491aacf9
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/24702
Community-CI: Mellanox Build Bot
Reviewed-by: Ben Walker <ben@nvidia.com>
Community-CI: Community CI Samsung <spdk.community.ci.samsung@gmail.com>
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Community-CI: Broadcom CI <spdk-ci.pdl@broadcom.com>

show more ...

accel/mlx5: Initial implementation of mlx5 platform driver

Now we just execute all tasks one by one.
The driver supports only limited scope of operations
and disabled by default

Signed-off-by: Alex

accel/mlx5: Initial implementation of mlx5 platform driver

Now we just execute all tasks one by one.
The driver supports only limited scope of operations
and disabled by default

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I1478db685b1621a4610be1c80929d62d1106e908
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/24698
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Ben Walker <ben@nvidia.com>
Community-CI: Mellanox Build Bot
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>
Community-CI: Broadcom CI <spdk-ci.pdl@broadcom.com>
Community-CI: Community CI Samsung <spdk.community.ci.samsung@gmail.com>

show more ...

accel/mlx5: Support crc32c offload

Add tests to verify the crc32c with mlx5 module

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Signed-off-by: Sergey Gorenko <sergeygo@nvidia.com>
Change-Id

accel/mlx5: Support crc32c offload

Add tests to verify the crc32c with mlx5 module

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Signed-off-by: Sergey Gorenko <sergeygo@nvidia.com>
Change-Id: I65a517d69fe12abd01e7f5d2f5b1c7da80883f40
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23140
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Konrad Sztyber <konrad.sztyber@intel.com>
Community-CI: Mellanox Build Bot
Community-CI: Broadcom CI <spdk-ci.pdl@broadcom.com>

show more ...

accel/mlx5: Support copy operation

Since number of iovs per 1 RDMA operation is limited
by 16, we have to caculate the number of operations
which must be completed. In the worst case we have
to iter

accel/mlx5: Support copy operation

Since number of iovs per 1 RDMA operation is limited
by 16, we have to caculate the number of operations
which must be completed. In the worst case we have
to iterate both src and dst iovs to find this number.
Added a test with malloc bdev to check the new copy
operation.

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I8bc75813f94d8fdff2e0af5cf5b8c254d8042af9
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23135
Reviewed-by: Jim Harris <jim.harris@samsung.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Community-CI: Mellanox Build Bot
Reviewed-by: Ben Walker <ben@nvidia.com>
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>

show more ...

test/dma: Add verify mode

Use md5 to compare original and new buffer content.
Update crypto tests to use verify payload, add new
tests for small number of qp size and mkey pool

Signed-off-by: Alexe

test/dma: Add verify mode

Use md5 to compare original and new buffer content.
Update crypto tests to use verify payload, add new
tests for small number of qp size and mkey pool

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I406c0c563f8ccf0d8e868cf9e8369eb1570ee4f9
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23134
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>
Reviewed-by: Ben Walker <ben@nvidia.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Jim Harris <jim.harris@samsung.com>

show more ...

test/dma: Add option to set iovcnt

Data payload is split into `iovcnt` elements to
trigger handling of the fragmented payload in
accel_mlx5 module

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.co

test/dma: Add option to set iovcnt

Data payload is split into `iovcnt` elements to
trigger handling of the fragmented payload in
accel_mlx5 module

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I984b4c11041dfa100e47f5f0b436dc938bdb8fce
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23129
Reviewed-by: Jim Harris <jim.harris@samsung.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Ben Walker <ben@nvidia.com>

show more ...

test/dma: Add param to corrupt mkey

A new parameters returns invalid mkey each Nth
translation operation. As result, accel_mlx5 qp
goes to error state and triggers recovery.

Signed-off-by: Alexey M

test/dma: Add param to corrupt mkey

A new parameters returns invalid mkey each Nth
translation operation. As result, accel_mlx5 qp
goes to error state and triggers recovery.

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I7f96effab7c1892839ee85c257ed2f11ffb478a4
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23127
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Jim Harris <jim.harris@samsung.com>
Reviewed-by: Ben Walker <ben@nvidia.com>

show more ...

accel/mlx5: Allow to split crypto op by num of blocks

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: Idfa18001c423ed493cb2a846d99bd5d69808be40
Reviewed-on: https://review.spdk.io/ge

accel/mlx5: Allow to split crypto op by num of blocks

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: Idfa18001c423ed493cb2a846d99bd5d69808be40
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23115
Community-CI: Mellanox Build Bot
Reviewed-by: Ben Walker <ben@nvidia.com>
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Shuhei Matsumoto <smatsumoto@nvidia.com>

show more ...

test/acccel_mlx5: Add crypto test

Use DMA test application to verify accel_mlx5
crypto capabilities with memory domain

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I8d8d2b16a208a

test/acccel_mlx5: Add crypto test

Use DMA test application to verify accel_mlx5
crypto capabilities with memory domain

Signed-off-by: Alexey Marchuk <alexeymar@nvidia.com>
Change-Id: I8d8d2b16a208a66712285103e71fae128eee697a
Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/23101
Tested-by: SPDK CI Jenkins <sys_sgci@intel.com>
Reviewed-by: Konrad Sztyber <konrad.sztyber@intel.com>
Reviewed-by: Tomasz Zawadzki <tomasz@tzawadzki.com>

show more ...