don't need to put config_activate_children inside cfattach, because
NULL means the same
ok kettenis

Constify struct cfattach.

ok patrick@

Let the armv7 bus_dma layer and simplebus(4) implementation deal with
DMA remapping in the same way as arm64. This relies on the dma-ranges
property in the device tree and allows us to get rid of th

Let the armv7 bus_dma layer and simplebus(4) implementation deal with
DMA remapping in the same way as arm64. This relies on the dma-ranges
property in the device tree and allows us to get rid of the hack for
the Raspberry Pi in the dwctwo(4) driver.

Note that this does not include the hack in simplebus(4) that we have on
arm64 since firmware that has the dma-ranges is in widespread use now.

ok patrick@

show more ...

Rework mainbus and implement simplebus to be able to span a tree-like
topology based on device tree information. Introduce a common attach
args structure to be used for all fdt-capable bus devices.

Rework mainbus and implement simplebus to be able to span a tree-like
topology based on device tree information. Introduce a common attach
args structure to be used for all fdt-capable bus devices.

ok jsg@ kettenis@

show more ...

Fix match function so that the cortex bus only attaches if the attach
args are actually looking for the cortex bus.

ok kettenis@

add some more cortex A ids

The Cortex bus should be useful for Cortex-A7, too.

ok rapha@ jsg@

Add a cortex bus which represents the ARM MPCore Complex.
It will attach only to ARM Cortex A9 and A15 SoCs.
The generic interrupt controller and timer will attach to this bus,
later a secondary cach

Add a cortex bus which represents the ARM MPCore Complex.
It will attach only to ARM Cortex A9 and A15 SoCs.
The generic interrupt controller and timer will attach to this bus,
later a secondary cache controller can be added.
The base address for those controllers are figured out using
the periphbase register.

ok bmercer@

show more ...