#
a90447e2 |
| 05-May-2020 |
jmcneill <jmcneill@NetBSD.org> |
Align addresses to cache lines in __clear_cache for aarch64.
This corrects an issue where if the start and end address fall in different lines, and the end address is not cache line size aligned, th
Align addresses to cache lines in __clear_cache for aarch64.
This corrects an issue where if the start and end address fall in different lines, and the end address is not cache line size aligned, the last line will not be invalidated properly.
Patch from compiler-rt upstream: https://reviews.llvm.org/rCRT323315
show more ...
|