#
482eef70 |
| 29-May-2020 |
rin <rin@NetBSD.org> |
For struct timecounter, use C99 initializers. Compile tested. No functional changes intended.
|
#
5e85b322 |
| 07-Jan-2017 |
kiyohara <kiyohara@NetBSD.org> |
Change to a tab from white-spaces.
|
#
fbd723df |
| 15-Mar-2014 |
kiyohara <kiyohara@NetBSD.org> |
Support Armada 370. tested on MiraBox.
|
#
89b2222c |
| 26-Feb-2014 |
martin <martin@NetBSD.org> |
Initialize mvsoctmr_freq earlier (in mvsoctmr_attach) to avoid division by zero in calculation of the watchdog parameters.
|
#
66c5f060 |
| 17-Feb-2014 |
kiyohara <kiyohara@NetBSD.org> |
Remove TMR_FLAGS_ARMADAXP and Add flags NOBRIDGE, 25MHZ, SYSCLK. - NOBRIDGE does not go via a bridge. - 25MHZ is always counted with the cycle of 25 MHz. - SYSCLK is counted with the cycle of s
Remove TMR_FLAGS_ARMADAXP and Add flags NOBRIDGE, 25MHZ, SYSCLK. - NOBRIDGE does not go via a bridge. - 25MHZ is always counted with the cycle of 25 MHz. - SYSCLK is counted with the cycle of sysClk. This is used in a few days for Armada 370. And please use not mvTclk but variable mvsoctmr_freq for calculation of a clock. (e.g. in delay())
show more ...
|
#
3e4b99eb |
| 14-Oct-2013 |
kiyohara <kiyohara@NetBSD.org> |
Remove some #ifdef ARMADAXP. We can enable simultaneously both ARMADAXP and other SoC options.
|
#
f6e8c184 |
| 01-May-2013 |
rkujawa <rkujawa@NetBSD.org> |
Add support for timers on Armada XP.
Obtained from Marvell, Semihalf.
|
#
a0cf75ab |
| 22-Jul-2012 |
jakllsch <jakllsch@NetBSD.org> |
Actually, the WDT-expired bit in the ICR needs to be cleared before enabling watchdog reset.
|
#
d2539b08 |
| 22-Jul-2012 |
jakllsch <jakllsch@NetBSD.org> |
The maximum watchdog period is dependant on mvTclk; calculate at runtime. This gets the maximum period up to 25 seconds at 166⅔MHz mvTclk.
|
#
170dab62 |
| 22-Jul-2012 |
jakllsch <jakllsch@NetBSD.org> |
Remove duplicate global variable.
|
#
64a87148 |
| 22-Jul-2012 |
jakllsch <jakllsch@NetBSD.org> |
When disabling watchdog timer, do not set the counter to 0. Having the watchdog counter at 0 and having WDRstOutEn set to 1 causes immediate watchdog reset on my 88F5182 A2.
|
#
10b3ec2c |
| 19-Jun-2012 |
hans <hans@NetBSD.org> |
Add support for the watchdog timer in mvsoctmr. Tested on DreamPlug system.
|
#
1d7f24ea |
| 12-Feb-2012 |
matt <matt@NetBSD.org> |
Change old-style function defintions to C89 prototypes.
Approved by releng.
|
#
90849d0b |
| 09-Jun-2011 |
jakllsch <jakllsch@NetBSD.org> |
Rework mvsoctmr(4), improving timekeeping accuracy
Inconveniently the Marvell hardware only counts down. We need to reverse this for timecounter(9), and we need to do it in a very lightweight way.
Rework mvsoctmr(4), improving timekeeping accuracy
Inconveniently the Marvell hardware only counts down. We need to reverse this for timecounter(9), and we need to do it in a very lightweight way.
- use Timer0 for the clock interrupt - use Timer1 for timecounter(9) and delay(9) - drop statclock due to lack of timers (does anyone actually use this?)
show more ...
|
#
52d286fb |
| 03-Oct-2010 |
kiyohara <kiyohara@NetBSD.org> |
Add support Marvell Sheeva Core and SoC. (Orion/Kirkwood) Discovery Innovation not yet.
|