History log of /llvm-project/llvm/test/Transforms/SLPVectorizer/RISCV/fround.ll (Results 1 – 6 of 6)
Revision (<<< Hide revision tags) (Show revision tags >>>) Date Author Comments
Revision tags: llvmorg-18.1.8, llvmorg-18.1.7, llvmorg-18.1.6, llvmorg-18.1.5, llvmorg-18.1.4, llvmorg-18.1.3, llvmorg-18.1.2, llvmorg-18.1.1, llvmorg-18.1.0, llvmorg-18.1.0-rc4, llvmorg-18.1.0-rc3, llvmorg-18.1.0-rc2, llvmorg-18.1.0-rc1, llvmorg-19-init
# 09058654 19-Dec-2023 Eric Biggers <ebiggers3@gmail.com>

[RISCV] Remove experimental from Vector Crypto extensions (#74213)

The RISC-V vector crypto extensions have been ratified. This patch
updates the Clang and LLVM support for these extensions to be

[RISCV] Remove experimental from Vector Crypto extensions (#74213)

The RISC-V vector crypto extensions have been ratified. This patch
updates the Clang and LLVM support for these extensions to be
non-experimental, while leaving the C intrinsics as experimental since
the C intrinsics are not yet standardized.

Co-authored-by: Brandon Wu <brandon.wu@sifive.com>

show more ...


Revision tags: llvmorg-17.0.6, llvmorg-17.0.5
# 2302e4c3 06-Nov-2023 Ramkumar Ramachandra <Ramkumar.Ramachandra@imgtec.com>

Reland "VectorUtils: mark xrint as trivially vectorizable" (#71416)

With the recent change 98c90a13 (ISel: introduce vector ISD::LRINT,
ISD::LLRINT; custom RISCV lowering), it is now possible for

Reland "VectorUtils: mark xrint as trivially vectorizable" (#71416)

With the recent change 98c90a13 (ISel: introduce vector ISD::LRINT,
ISD::LLRINT; custom RISCV lowering), it is now possible for
SLPVectorizer, LoopVectorize, and Scalarizer to operate on llvm.lrint
and llvm.llrint, with vector codegen for the RISC-V target. Make a
trivial change to VectorUtils, and update the corresponding tests.

A couple of important fixes have been landed since the original patch
was landed and reverted, and it is now safe to re-land the patch:
5e1d81a (LegalizeIntegerTypes: implement PromoteIntRes for xrint) and
fd887a3 (LegalizeVectorTypes: fix bug in widening of vec result in
xrint). See also #71399, which proves that lrint and llrint will indeed
produce vector codegen on RISC-V.

Fixes #55208.

show more ...


# ac7c816d 01-Nov-2023 Ramkumar Ramachandra <Ramkumar.Ramachandra@imgtec.com>

Revert "VectorUtils: mark lrint, llrint as trivially vectorizable (#69945)"

This reverts commit 5bfd89bda7c2d5ff167c7bcea0c8d69b0b498f08.

It was causing build failures on ffmpeg on i686.


# 5bfd89bd 31-Oct-2023 Ramkumar Ramachandra <Ramkumar.Ramachandra@imgtec.com>

VectorUtils: mark lrint, llrint as trivially vectorizable (#69945)

With the recent change 98c90a13 (ISel: introduce vector ISD::LRINT,
ISD::LLRINT; custom RISCV lowering), it is now possible for
S

VectorUtils: mark lrint, llrint as trivially vectorizable (#69945)

With the recent change 98c90a13 (ISel: introduce vector ISD::LRINT,
ISD::LLRINT; custom RISCV lowering), it is now possible for
SLPVectorizer, LoopVectorize, and Scalarizer to operate on llvm.lrint
and llvm.llrint, with vector codegen for the RISC-V target. Make a
trivial change to VectorUtils, and update the corresponding tests.

show more ...


Revision tags: llvmorg-17.0.4
# aa30018e 25-Oct-2023 Ramkumar Ramachandra <Ramkumar.Ramachandra@imgtec.com>

SLP/RISCV: add negative test for llrint, increase coverage (#69940)

To follow-up on a06be8a (SLP/RISCV: add negative test for lrint), add a
negative test for llvm.llrint as well, and increase the c

SLP/RISCV: add negative test for llrint, increase coverage (#69940)

To follow-up on a06be8a (SLP/RISCV: add negative test for lrint), add a
negative test for llvm.llrint as well, and increase the coverage to
cover vectors of length 2, 4, and 8, and the i32 variant of lrint, in
preparation to get SLPVectorizer to vectorize both lrint and llrint.
This is now possible with the recent change 98c90a1 (ISel: introduce
vector ISD::LRINT, ISD::LLRINT; custom RISCV lowering).

show more ...


Revision tags: llvmorg-17.0.3, llvmorg-17.0.2, llvmorg-17.0.1, llvmorg-17.0.0
# a06be8a2 08-Sep-2023 Ramkumar Ramachandra <Ramkumar.Ramachandra@imgtec.com>

SLP/RISCV: add negative test for lrint (#55208) (#65611)

The issue #55208 describes a current deficiency of the SLPVectorizer,
namely that it doesn't vectorize code written with lrint, while simila

SLP/RISCV: add negative test for lrint (#55208) (#65611)

The issue #55208 describes a current deficiency of the SLPVectorizer,
namely that it doesn't vectorize code written with lrint, while similar
code written with rint is vectorized. Add a test corresponding to this
issue for the RISC-V target.

show more ...