|
Revision tags: v2.31.0, v2.30.0 |
|
| #
cd888f01 |
| 22-May-2020 |
H.J. Lu <hjl.tools@gmail.com> |
x86: Add ENDBR32/ENDBR64 at function entries for Intel CET
To support Intel CET, all indirect branch targets must start with ENDBR32/ENDBR64. Here is a patch to define endbranch and add it to funct
x86: Add ENDBR32/ENDBR64 at function entries for Intel CET
To support Intel CET, all indirect branch targets must start with ENDBR32/ENDBR64. Here is a patch to define endbranch and add it to function entries in x86 assembly codes which are indirect branch targets as discovered by running testsuite on Intel CET machine and visual inspection.
Verified with
$ CC="gcc -Wl,-z,cet-report=error -fcf-protection" CXX="g++ -Wl,-z,cet-report=error -fcf-protection" .../configure x86_64-linux $ make -j8 $ make -j8 check
with both nasm and yasm on both CET and non-CET machines.
Change-Id: I9822578e7294fb5043a64ab7de5c41de81a7d337 Signed-off-by: H.J. Lu <hjl.tools@gmail.com>
show more ...
|
| #
ede04f0a |
| 16-Mar-2020 |
Greg Tucker <greg.b.tucker@intel.com> |
build: Fix for windows to allow nasm use
Previously windows build could only use yasm because some procedural items such as proc_start were not supported by nasm. This adds a few macros and fixes s
build: Fix for windows to allow nasm use
Previously windows build could only use yasm because some procedural items such as proc_start were not supported by nasm. This adds a few macros and fixes so nasm can be used to build on windows.
Change-Id: Ia05dc3ff482f33b0f915bb1be3c7df5e4a753b3a Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
show more ...
|
|
Revision tags: v2.29.0, v2.28.0, v2.27.0, v2.26.0, v2.25.0, v2.24.0, v2.23.0 |
|
| #
b1c45175 |
| 21-Jun-2018 |
Greg Tucker <greg.b.tucker@intel.com> |
igzip: Add a few missing asm copyright headers
Change-Id: Iddcfbd357efa17dbbd32acacac952579fc052756 Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
|
Revision tags: v2.22.0, v2.21.0, v2.20.0, v2.19.0 |
|
| #
e1f5284f |
| 25-May-2017 |
Greg Tucker <greg.b.tucker@intel.com> |
igzip: Add sse optimized adler32 checksum
Change-Id: Id07727b8a8da4b41aa983b487ca881552d5190ee Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
| #
edacadc8 |
| 25-Apr-2017 |
Roy Oursler <roy.j.oursler@intel.com> |
igzip: Modify encode_df_04 to behave more like encode_df_06 algorithm
Change-Id: I39c5d0d8182efb0fe8aa6bea97d9361df4ee8ddf Signed-off-by: Roy Oursler <roy.j.oursler@intel.com>
|
|
Revision tags: v2.18.0 |
|
| #
5a55e309 |
| 10-Apr-2017 |
Roy Oursler <roy.j.oursler@intel.com> |
igzip: Avx512 version for encdode_df
Change-Id: I1625a3d7e016805791cfd09e31909562f432fd71 Signed-off-by: Roy Oursler <roy.j.oursler@intel.com>
|
|
Revision tags: v2.17.0 |
|
| #
01dfbcc4 |
| 03-Oct-2016 |
Roy Oursler <roy.j.oursler@intel.com> |
igzip: implement igzip two pass
Change-Id: I9564b2da251a02197b39cab5f141e7aff1ae8439 Signed-off-by: Roy Oursler <roy.j.oursler@intel.com>
|