|
Revision tags: v24.07-rc2, v24.07-rc1, v24.03, v24.03-rc4, v24.03-rc3, v24.03-rc2, v24.03-rc1, v23.11, v23.11-rc4, v23.11-rc3, v23.11-rc2, v23.11-rc1, v23.07, v23.07-rc4, v23.07-rc3, v23.07-rc2, v23.07-rc1, v23.03, v23.03-rc4, v23.03-rc3, v23.03-rc2, v23.03-rc1, v22.11, v22.11-rc4, v22.11-rc3, v22.11-rc2, v22.11-rc1 |
|
| #
2a440d6a |
| 04-Oct-2022 |
Akhil Goyal <gakhil@marvell.com> |
cryptodev: hide symmetric session structure
Structure rte_cryptodev_sym_session is moved to internal headers which are not visible to applications. The only field which should be used by app is opaq
cryptodev: hide symmetric session structure
Structure rte_cryptodev_sym_session is moved to internal headers which are not visible to applications. The only field which should be used by app is opaque_data. This field can now be accessed via set/get APIs added in this patch. Subsequent changes in app and lib are made to compile the code.
Signed-off-by: Akhil Goyal <gakhil@marvell.com> Signed-off-by: Fan Zhang <roy.fan.zhang@intel.com> Acked-by: Kai Ji <kai.ji@intel.com> Tested-by: Gagandeep Singh <g.singh@nxp.com> Tested-by: David Coyle <david.coyle@intel.com> Tested-by: Kevin O'Sullivan <kevin.osullivan@intel.com>
show more ...
|
| #
bdce2564 |
| 04-Oct-2022 |
Akhil Goyal <gakhil@marvell.com> |
cryptodev: rework session framework
As per current design, rte_cryptodev_sym_session_create() and rte_cryptodev_sym_session_init() use separate mempool objects for a single session. And structure rt
cryptodev: rework session framework
As per current design, rte_cryptodev_sym_session_create() and rte_cryptodev_sym_session_init() use separate mempool objects for a single session. And structure rte_cryptodev_sym_session is not directly used by the application, it may cause ABI breakage if the structure is modified in future.
To address these two issues, the rte_cryptodev_sym_session_create will take one mempool object that the session and session private data are virtually/physically contiguous, and initializes both fields. The API rte_cryptodev_sym_session_init is removed.
rte_cryptodev_sym_session_create will now return an opaque session pointer which will be used by the app and other APIs.
In data path, opaque session pointer is attached to rte_crypto_op and the PMD can call an internal library API to get the session private data pointer based on the driver id.
Note: currently single session may be used by different device drivers, given it is initialized by them. After the change the session created by one device driver cannot be used or reinitialized by another driver.
Signed-off-by: Akhil Goyal <gakhil@marvell.com> Signed-off-by: Fan Zhang <roy.fan.zhang@intel.com> Signed-off-by: Ruifeng Wang <ruifeng.wang@arm.com> Acked-by: Kai Ji <kai.ji@intel.com> Tested-by: Gagandeep Singh <g.singh@nxp.com> Tested-by: David Coyle <david.coyle@intel.com> Tested-by: Kevin O'Sullivan <kevin.osullivan@intel.com>
show more ...
|
|
Revision tags: v22.07, v22.07-rc4, v22.07-rc3, v22.07-rc2, v22.07-rc1, v22.03, v22.03-rc4, v22.03-rc3, v22.03-rc2, v22.03-rc1 |
|
| #
06c047b6 |
| 09-Feb-2022 |
Stephen Hemminger <stephen@networkplumber.org> |
remove unnecessary null checks
Functions like free, rte_free, and rte_mempool_free already handle NULL pointer so the checks here are not necessary.
Remove redundant NULL pointer checks before free
remove unnecessary null checks
Functions like free, rte_free, and rte_mempool_free already handle NULL pointer so the checks here are not necessary.
Remove redundant NULL pointer checks before free functions found by nullfree.cocci
Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
show more ...
|
|
Revision tags: v21.11, v21.11-rc4, v21.11-rc3, v21.11-rc2, v21.11-rc1 |
|
| #
af668035 |
| 10-Aug-2021 |
Akhil Goyal <gakhil@marvell.com> |
cryptodev: expose driver interface as internal
The rte_cryptodev_pmd.* files are for drivers only and should be private to DPDK, and not installed for app use.
Signed-off-by: Akhil Goyal <gakhil@ma
cryptodev: expose driver interface as internal
The rte_cryptodev_pmd.* files are for drivers only and should be private to DPDK, and not installed for app use.
Signed-off-by: Akhil Goyal <gakhil@marvell.com> Acked-by: Matan Azrad <matan@nvidia.com> Acked-by: Fan Zhang <roy.fan.zhang@intel.com> Acked-by: Hemant Agrawal <hemant.agrawal@nxp.com>
show more ...
|
|
Revision tags: v21.08, v21.08-rc4, v21.08-rc3, v21.08-rc2, v21.08-rc1, v21.05, v21.05-rc4, v21.05-rc3, v21.05-rc2, v21.05-rc1, v21.02, v21.02-rc4, v21.02-rc3, v21.02-rc2, v21.02-rc1, v20.11, v20.11-rc5, v20.11-rc4, v20.11-rc3, v20.11-rc2, v20.11-rc1, v20.08, v20.08-rc4, v20.08-rc3, v20.08-rc2, v20.08-rc1, v20.05, v20.05-rc4, v20.05-rc3, v20.05-rc2, v20.05-rc1 |
|
| #
728aaeff |
| 06-Mar-2020 |
Artur Trybula <arturx.trybula@intel.com> |
cryptodev: remove unused operation for queue count
This commit removes unused function pointer (queue_pair_count) from struct rte_cryptodev_ops. Related functions removed as well.
Signed-off-by: Ar
cryptodev: remove unused operation for queue count
This commit removes unused function pointer (queue_pair_count) from struct rte_cryptodev_ops. Related functions removed as well.
Signed-off-by: Artur Trybula <arturx.trybula@intel.com> Reviewed-by: Ruifeng Wang <ruifeng.wang@arm.com> Acked-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Anoob Joseph <anoobj@marvell.com>
show more ...
|
|
Revision tags: v20.02, v20.02-rc4, v20.02-rc3, v20.02-rc2, v20.02-rc1, v19.11, v19.11-rc4 |
|
| #
4f8c7b4f |
| 22-Nov-2019 |
Amaranath Somalapuram <asomalap@amd.com> |
crypto/ccp: fix digest size capabilities
CCP can support varied digest sizes ranging from 1 to some max value But the current code support only fixed max values. This patch updates the minimum diges
crypto/ccp: fix digest size capabilities
CCP can support varied digest sizes ranging from 1 to some max value But the current code support only fixed max values. This patch updates the minimum digest sizes to 1
Fixes: e0d88a394e ("crypto/ccp: support run-time CPU based auth") Cc: stable@dpdk.org
Signed-off-by: Amaranath Somalapuram <asomalap@amd.com>
show more ...
|
|
Revision tags: v19.11-rc3, v19.11-rc2, v19.11-rc1, v19.08, v19.08-rc4, v19.08-rc3, v19.08-rc2, v19.08-rc1, v19.05, v19.05-rc4, v19.05-rc3, v19.05-rc2, v19.05-rc1, v19.02, v19.02-rc4, v19.02-rc3, v19.02-rc2 |
|
| #
725d2a7f |
| 10-Jan-2019 |
Fan Zhang <roy.fan.zhang@intel.com> |
cryptodev: change queue pair configure structure
This patch changes the cryptodev queue pair configure structure to enable two mempool passed into cryptodev PMD simutaneously.
Signed-off-by: Fan Zh
cryptodev: change queue pair configure structure
This patch changes the cryptodev queue pair configure structure to enable two mempool passed into cryptodev PMD simutaneously.
Signed-off-by: Fan Zhang <roy.fan.zhang@intel.com> Acked-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
|
Revision tags: v19.02-rc1, v18.11, v18.11-rc5, v18.11-rc4, v18.11-rc3, v18.11-rc2, v18.11-rc1, v18.08, v18.08-rc3, v18.08-rc2, v18.08-rc1 |
|
| #
012c5076 |
| 05-Jul-2018 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
cryptodev: rename PMD symmetric session API
The PMD specific API to configure, clear and obtain session private size is renamed, including the word _sym_ to clarify that it is API for symmetric sess
cryptodev: rename PMD symmetric session API
The PMD specific API to configure, clear and obtain session private size is renamed, including the word _sym_ to clarify that it is API for symmetric sessions, so there will not be any conflicts for asymmetric and other type of sessions in the future.
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
| #
62303e43 |
| 05-Jul-2018 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
cryptodev: remove queue start/stop functions
Removed cryptodev queue start/stop functions, as they were marked deprecated in 18.05, since they were not implemented by any driver.
Signed-off-by: Pab
cryptodev: remove queue start/stop functions
Removed cryptodev queue start/stop functions, as they were marked deprecated in 18.05, since they were not implemented by any driver.
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
| #
e1fc5b76 |
| 05-Jul-2018 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
cryptodev: remove max number of sessions parameter
Most crypto PMDs do not have a limitation of the number of the sessions that can be handled internally. The value that was set before was not actua
cryptodev: remove max number of sessions parameter
Most crypto PMDs do not have a limitation of the number of the sessions that can be handled internally. The value that was set before was not actually used at all, since the sessions are created at the application level. Therefore, this value is not parsed from the initial crypto parameters anymore and it is set to 0, meaning that there is no actual limit.
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
|
Revision tags: v18.05, v18.05-rc6, v18.05-rc5, v18.05-rc4, v18.05-rc3 |
|
| #
e0d88a39 |
| 10-May-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support run-time CPU based auth
CCP PMD supports authentication offload to either of CCP or CPU. The earlier version of patch provides this option as compile time. This patch changes thi
crypto/ccp: support run-time CPU based auth
CCP PMD supports authentication offload to either of CCP or CPU. The earlier version of patch provides this option as compile time. This patch changes this option from compile time to run time. User can pass "ccp_auth_opt=1" as an additional arguments to vdev parameter to enable authentication operations on CPU.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|
|
Revision tags: v18.05-rc2, v18.05-rc1 |
|
| #
6c561b03 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support CPU based MD5 and SHA2 family
Auth operations can be performed on CPU without offloading to CCP if CONFIG_RTE_LIBRTE_PMD_CCP_CPU_AUTH is enabled in DPDK configuration. CCP PMD sk
crypto/ccp: support CPU based MD5 and SHA2 family
Auth operations can be performed on CPU without offloading to CCP if CONFIG_RTE_LIBRTE_PMD_CCP_CPU_AUTH is enabled in DPDK configuration. CCP PMD skip offloading auth operations to hardware engines and perform them using openssl APIs.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|
| #
1df800f8 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support SHA3 family
Add SHA3 family authentication algorithm support for CCP crypto PMD. This patch defines new macros for SHA3 algorithms in the DPDK crypto framework.
Signed-off-by: R
crypto/ccp: support SHA3 family
Add SHA3 family authentication algorithm support for CCP crypto PMD. This patch defines new macros for SHA3 algorithms in the DPDK crypto framework.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|
| #
ca40ea24 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support SHA2 family
Add SHA2 family authentication algorithm support for CCP crypto PMD.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
0c6a81ef |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support SHA1
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
afc53459 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support AES-GCM
Support AES-GCM-128/192/256 AEAD algorithm for CCP crypto PMD.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
687ae11f |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support AES-CMAC
Support AES-CMAC-128/192/256 authentication algorithm for CCP crypto PMD.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
c05adb06 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support 3DES
Support 3DES-CBC cipher algorithm for CCP crypto PMD.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
d9a9e561 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support AES
Added CCP cipher support for following algorithms: AES-CBC-128/192/256 AES-CTR-128/192/256 AES-ECB-128/192/256
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
ba9a6f14 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support stats related ops
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
62feda38 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support queue pair related ops
Added crypto queue pair specific crypto ops callback functions to setup and manage a CCP crypto queue pair object. CCP PMD exposes only a single crypto que
crypto/ccp: support queue pair related ops
Added crypto queue pair specific crypto ops callback functions to setup and manage a CCP crypto queue pair object. CCP PMD exposes only a single crypto queue pair object and handles the actual hardware queues underneath.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|
| #
29610e41 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support session related ops
Added crypto session specific basic crypto ops callback functions. Added different crypto engine types and definitions.
Signed-off-by: Ravi Kumar <ravi1.kuma
crypto/ccp: support session related ops
Added crypto session specific basic crypto ops callback functions. Added different crypto engine types and definitions.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|
| #
3c20cf98 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support basic PMD ops
Added device specific basic crypto ops callback functions.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
|
| #
ef4b04f8 |
| 19-Mar-2018 |
Ravi Kumar <ravi1.kumar@amd.com> |
crypto/ccp: support device init
CCP PMD is a virtual crypto PMD which schedules a number of available actual CCP hardware engines underneath. The PMD manages all devices by its own. The PMD supports
crypto/ccp: support device init
CCP PMD is a virtual crypto PMD which schedules a number of available actual CCP hardware engines underneath. The PMD manages all devices by its own. The PMD supports CCP_5a and CCP_5b versions of crypto engines and this patch adds support to initialize and use such devices.
Signed-off-by: Ravi Kumar <ravi1.kumar@amd.com>
show more ...
|