|
Revision tags: v24.07-rc2, v24.07-rc1, v24.03, v24.03-rc4, v24.03-rc3, v24.03-rc2 |
|
| #
85256fea |
| 22-Feb-2024 |
Andrew Boyer <andrew.boyer@amd.com> |
doc: fix typos in cryptodev overview
Very minor improvements.
Fixes: 2717246ecd7d ("cryptodev: replace mbuf scatter gather flag") Cc: stable@dpdk.org
Signed-off-by: Andrew Boyer <andrew.boyer@amd.
doc: fix typos in cryptodev overview
Very minor improvements.
Fixes: 2717246ecd7d ("cryptodev: replace mbuf scatter gather flag") Cc: stable@dpdk.org
Signed-off-by: Andrew Boyer <andrew.boyer@amd.com> Acked-by: Akhil Goyal <gakhil@marvell.com>
show more ...
|
|
Revision tags: v24.03-rc1, v23.11, v23.11-rc4, v23.11-rc3, v23.11-rc2, v23.11-rc1, v23.07, v23.07-rc4, v23.07-rc3, v23.07-rc2, v23.07-rc1, v23.03, v23.03-rc4, v23.03-rc3, v23.03-rc2, v23.03-rc1, v22.11, v22.11-rc4, v22.11-rc3, v22.11-rc2, v22.11-rc1, v22.07, v22.07-rc4, v22.07-rc3, v22.07-rc2, v22.07-rc1, v22.03, v22.03-rc4, v22.03-rc3, v22.03-rc2, v22.03-rc1, v21.11, v21.11-rc4 |
|
| #
35bd0a5c |
| 22-Nov-2021 |
Sean Morrissey <sean.morrissey@intel.com> |
doc: capitalise PMD
The doc's contain references to pmd but the proper use is to use PMD.
Cc: stable@dpdk.org
Signed-off-by: Sean Morrissey <sean.morrissey@intel.com> Acked-by: John McNamara <john
doc: capitalise PMD
The doc's contain references to pmd but the proper use is to use PMD.
Cc: stable@dpdk.org
Signed-off-by: Sean Morrissey <sean.morrissey@intel.com> Acked-by: John McNamara <john.mcnamara@intel.com> Reviewed-by: Conor Walsh <conor.walsh@intel.com> Reviewed-by: Ferruh Yigit <ferruh.yigit@intel.com>
show more ...
|
|
Revision tags: v21.11-rc3, v21.11-rc2 |
|
| #
59e380f1 |
| 04-Nov-2021 |
Tal Shnaiderman <talshn@nvidia.com> |
doc: add cryptodev table for supported operating systems
Added table to the crypto device drivers documentation stating the support of each PMD on Linux, FreeBSD and Windows.
Signed-off-by: Tal Shn
doc: add cryptodev table for supported operating systems
Added table to the crypto device drivers documentation stating the support of each PMD on Linux, FreeBSD and Windows.
Signed-off-by: Tal Shnaiderman <talshn@nvidia.com> Acked-by: Akhil Goyal <gakhil@marvell.com>
show more ...
|
|
Revision tags: v21.11-rc1, v21.08, v21.08-rc4, v21.08-rc3, v21.08-rc2, v21.08-rc1, v21.05, v21.05-rc4, v21.05-rc3, v21.05-rc2, v21.05-rc1 |
|
| #
07b0b753 |
| 13-Apr-2021 |
Matan Azrad <matan@nvidia.com> |
cryptodev: formalize key wrap method in API
The Key Wrap approach is used by applications in order to protect keys located in untrusted storage or transmitted over untrusted communications networks.
cryptodev: formalize key wrap method in API
The Key Wrap approach is used by applications in order to protect keys located in untrusted storage or transmitted over untrusted communications networks. The constructions are typically built from standard primitives such as block ciphers and cryptographic hash functions.
The Key Wrap method and its parameters are a secret between the keys provider and the device, means that the device is preconfigured for this method using very secured way.
The key wrap method may change the key length and layout.
Add a description for the cipher transformation key to allow wrapped key to be forwarded by the same API.
Add a new feature flag RTE_CRYPTODEV_FF_CIPHER_WRAPPED_KEY to be enabled by PMDs support wrapped key in cipher trasformation.
Signed-off-by: Matan Azrad <matan@nvidia.com> Acked-by: Akhil Goyal <gakhil@marvell.com>
show more ...
|
| #
d014dddb |
| 14-Apr-2021 |
Matan Azrad <matan@nvidia.com> |
cryptodev: support multiple cipher data-units
In cryptography, a block cipher is a deterministic algorithm operating on fixed-length groups of bits, called blocks.
A block cipher consists of two pa
cryptodev: support multiple cipher data-units
In cryptography, a block cipher is a deterministic algorithm operating on fixed-length groups of bits, called blocks.
A block cipher consists of two paired algorithms, one for encryption and the other for decryption. Both algorithms accept two inputs: an input block of size n bits and a key of size k bits; and both yield an n-bit output block. The decryption algorithm is defined to be the inverse function of the encryption.
For AES standard the block size is 16 bytes. For AES in XTS mode, the data to be encrypted\decrypted does not have to be multiple of 16B size, the unit of data is called data-unit. The data-unit size can be any size in range [16B, 2^24B], so, in this case, a data stream is divided into N amount of equal data-units and must be encrypted\decrypted in the same data-unit resolution.
For ABI compatibility reason, the size is limited to 64K (16-bit field). The new field dataunit_len is inserted in a struct padding hole, which is only 2 bytes long in 32-bit build. It could be moved and extended later during an ABI-breakage window.
The current cryptodev API doesn't allow the user to select a specific data-unit length supported by the devices. In addition, there is no definition how the IV is detected per data-unit when single operation includes more than one data-unit.
That causes applications to use single operation per data-unit even though all the data is continuous in memory what reduces datapath performance.
Add a new feature flag to support multiple data-unit sizes, called RTE_CRYPTODEV_FF_CIPHER_MULTIPLE_DATA_UNITS. Add a new field in cipher capability, called dataunit_set, where the devices can report the range of the supported data-unit sizes. Add a new cipher transformation field, called dataunit_len, where the user can select the data-unit length for all the operations.
All the new fields do not change the size of their structures, by filling some struct padding holes. They are added as exceptions in the ABI check file libabigail.abignore.
Using a bitmap to report the supported data-unit sizes capability allows the devices to report a range simply as same as the user to read it simply. also, thus sizes are usually common and probably will be shared among different devices.
Signed-off-by: Matan Azrad <matan@nvidia.com> Signed-off-by: Thomas Monjalon <thomas@monjalon.net> Acked-by: Akhil Goyal <gakhil@marvell.com>
show more ...
|
|
Revision tags: v21.02, v21.02-rc4, v21.02-rc3, v21.02-rc2, v21.02-rc1, v20.11, v20.11-rc5, v20.11-rc4, v20.11-rc3, v20.11-rc2, v20.11-rc1, v20.08, v20.08-rc4, v20.08-rc3, v20.08-rc2, v20.08-rc1, v20.05, v20.05-rc4, v20.05-rc3, v20.05-rc2, v20.05-rc1, v20.02, v20.02-rc4, v20.02-rc3, v20.02-rc2, v20.02-rc1, v19.11, v19.11-rc4, v19.11-rc3, v19.11-rc2, v19.11-rc1, v19.08, v19.08-rc4, v19.08-rc3, v19.08-rc2, v19.08-rc1 |
|
| #
90197eb0 |
| 03-Jul-2019 |
Damian Nowak <damianx.nowak@intel.com> |
cryptodev: add digest encrypted feature flag
Some PMDs can only support digest being encrypted separately in auth-cipher operations. Thus it is required to add feature flag in PMD to reflect if it d
cryptodev: add digest encrypted feature flag
Some PMDs can only support digest being encrypted separately in auth-cipher operations. Thus it is required to add feature flag in PMD to reflect if it does support digest-appended both: digest generation with encryption and decryption with digest verification. This patch also adds information about new feature flag to the release notes.
Signed-off-by: Damian Nowak <damianx.nowak@intel.com> Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Fiona Trahe <fiona.trahe@intel.com>
show more ...
|
|
Revision tags: v19.05, v19.05-rc4, v19.05-rc3 |
|
| #
d629b7b5 |
| 26-Apr-2019 |
John McNamara <john.mcnamara@intel.com> |
doc: fix spelling reported by aspell in guides
Fix spelling errors in the guide docs.
Signed-off-by: John McNamara <john.mcnamara@intel.com> Acked-by: Rami Rosen <ramirose@gmail.com>
|
|
Revision tags: v19.05-rc2, v19.05-rc1 |
|
| #
7df9d02e |
| 03-Apr-2019 |
Fiona Trahe <fiona.trahe@intel.com> |
doc: fix missing asymmetric crypto table
Fixes: 11e5ba72cf67 ("doc: add crypto asymmetric feature list") Cc: stable@dpdk.org
Signed-off-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Akhil Goyal
doc: fix missing asymmetric crypto table
Fixes: 11e5ba72cf67 ("doc: add crypto asymmetric feature list") Cc: stable@dpdk.org
Signed-off-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
| #
398ba4c1 |
| 28-Mar-2019 |
Ayuj Verma <ayverma@marvell.com> |
cryptodev: add RSA private key feature flag
Add feature flag to reflect RSA private key operation support using quintuple (crt) or exponent type key. if PMD support both, then it should set both.
A
cryptodev: add RSA private key feature flag
Add feature flag to reflect RSA private key operation support using quintuple (crt) or exponent type key. if PMD support both, then it should set both.
App should query cryptodev feature flag to check if Sign and Decryt with CRT keys or exponent is supported, thus call operation with relevant key type.
Signed-off-by: Ayuj Verma <ayverma@marvell.com> Signed-off-by: Shally Verma <shallyv@marvell.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
|
Revision tags: v19.02, v19.02-rc4, v19.02-rc3, v19.02-rc2, v19.02-rc1, v18.11, v18.11-rc5, v18.11-rc4, v18.11-rc3, v18.11-rc2, v18.11-rc1 |
|
| #
026bde3b |
| 30-Aug-2018 |
Tomasz Duszynski <tdu@semihalf.com> |
doc: fix typo for cryptodev
LB stans for 'Linear Buffers'. For the 'Scatter-gatter list' we have SGL acronym.
Fixes: 2717246ecd7d ("cryptodev: replace mbuf scatter gather flag") Cc: stable@dpdk.org
doc: fix typo for cryptodev
LB stans for 'Linear Buffers'. For the 'Scatter-gatter list' we have SGL acronym.
Fixes: 2717246ecd7d ("cryptodev: replace mbuf scatter gather flag") Cc: stable@dpdk.org
Signed-off-by: Tomasz Duszynski <tdu@semihalf.com> Acked-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
show more ...
|
|
Revision tags: v18.08, v18.08-rc3, v18.08-rc2, v18.08-rc1 |
|
| #
2717246e |
| 05-Jul-2018 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
cryptodev: replace mbuf scatter gather flag
The current mbuf scatter gatter feature flag is too ambiguous, as it is not clear if input and/or output buffers can be scatter gather mbufs or not, plus
cryptodev: replace mbuf scatter gather flag
The current mbuf scatter gatter feature flag is too ambiguous, as it is not clear if input and/or output buffers can be scatter gather mbufs or not, plus if in-place and/or out-of-place is supported.
Therefore, five new flags will replace this flag: - RTE_CRYPTODEV_FF_IN_PLACE_SGL - RTE_CRYPTODEV_FF_OOP_SGL_IN_SGL_OUT - RTE_CRYPTODEV_FF_OOP_SGL_IN_LB_OUT - RTE_CRYPTODEV_FF_OOP_LB_IN_SGL_OUT - RTE_CRYPTODEV_FF_OOP_LB_IN_LB_OUT
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Akhil Goyal <akhil.goyal@nxp.com>
show more ...
|
|
Revision tags: v18.05, v18.05-rc6, v18.05-rc5, v18.05-rc4, v18.05-rc3 |
|
| #
08aa6271 |
| 03-May-2018 |
Fiona Trahe <fiona.trahe@intel.com> |
doc: clarify chained mbuf feature in crypto guide
Signed-off-by: Fiona Trahe <fiona.trahe@intel.com> Acked-by: Deepak Kumar Jain <deepak.k.jain@intel.com>
|
|
Revision tags: v18.05-rc2, v18.05-rc1, v18.02, v18.02-rc4, v18.02-rc3 |
|
| #
5630257f |
| 01-Feb-2018 |
Ferruh Yigit <ferruh.yigit@intel.com> |
doc: convert Intel license headers to SPDX tags
Signed-off-by: Ferruh Yigit <ferruh.yigit@intel.com> Acked-by: Bruce Richardson <bruce.richardson@intel.com>
|
|
Revision tags: v18.02-rc2, v18.02-rc1, v17.11, v17.11-rc4, v17.11-rc3, v17.11-rc2, v17.11-rc1, v17.08, v17.08-rc4, v17.08-rc3, v17.08-rc2, v17.08-rc1, v17.05, v17.05-rc4 |
|
| #
8a441eb9 |
| 04-May-2017 |
Thomas Monjalon <thomas@monjalon.net> |
doc: factorize overview table CSS
There were several tables in NIC and crypto guides with the same copy-pasted CSS addition. It is moved into one unique place: conf.py.
Signed-off-by: Thomas Monjal
doc: factorize overview table CSS
There were several tables in NIC and crypto guides with the same copy-pasted CSS addition. It is moved into one unique place: conf.py.
Signed-off-by: Thomas Monjalon <thomas@monjalon.net> Acked-by: John McNamara <john.mcnamara@intel.com>
show more ...
|
|
Revision tags: v17.05-rc3, v17.05-rc2, v17.05-rc1 |
|
| #
807418f2 |
| 23-Mar-2017 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
doc: reformat crypto drivers overview
Follow the approach in the network devices overview, for the feature matrix, so it improves readibility and maintainability.
Signed-off-by: Pablo de Lara <pabl
doc: reformat crypto drivers overview
Follow the approach in the network devices overview, for the feature matrix, so it improves readibility and maintainability.
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: John McNamara <john.mcnamara@intel.com>
show more ...
|
|
Revision tags: v17.02, v17.02-rc3, v17.02-rc2, v17.02-rc1 |
|
| #
54c7fdba |
| 18-Jan-2017 |
Zbigniew Bodek <zbigniew.bodek@caviumnetworks.com> |
crypto/armv8: add documentation
Add documentation about the driver and update release notes.
Signed-off-by: Zbigniew Bodek <zbigniew.bodek@caviumnetworks.com> Reviewed-by: Jerin Jacob <jerin.jacob@
crypto/armv8: add documentation
Add documentation about the driver and update release notes.
Signed-off-by: Zbigniew Bodek <zbigniew.bodek@caviumnetworks.com> Reviewed-by: Jerin Jacob <jerin.jacob@caviumnetworks.com>
show more ...
|
| #
c2fec022 |
| 18-Jan-2017 |
Zbigniew Bodek <zbigniew.bodek@caviumnetworks.com> |
cryptodev: introduce ARM-specific feature flags
Add two new feature flags: * RTE_CRYPTODEV_FF_CPU_NEON represents ARM NEON (TM) instructions * RTE_CRYPTODEV_FF_CPU_ARM_CE represents ARM crypto e
cryptodev: introduce ARM-specific feature flags
Add two new feature flags: * RTE_CRYPTODEV_FF_CPU_NEON represents ARM NEON (TM) instructions * RTE_CRYPTODEV_FF_CPU_ARM_CE represents ARM crypto extensions
Add them to both cryptodev library, documentation and relevant PMD driver for ARMv8.
Signed-off-by: Zbigniew Bodek <zbigniew.bodek@caviumnetworks.com>
show more ...
|
| #
da696d56 |
| 18-Jan-2017 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
doc: add ZUC to crypto matrices
When ZUC PMD was added, it was not added in the Crypto Device Supported Functionality Matrices. This commit adds a column in all the matrices, plus the ZUC EEA3/EIA3
doc: add ZUC to crypto matrices
When ZUC PMD was added, it was not added in the Crypto Device Supported Functionality Matrices. This commit adds a column in all the matrices, plus the ZUC EEA3/EIA3 algorithms.
Fixes: cf7685d68f00 ("crypto/zuc: add driver for ZUC library")
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
show more ...
|
| #
9c2a5775 |
| 17-Jan-2017 |
Piotr Azarewicz <piotrx.t.azarewicz@intel.com> |
crypto/aesni_gcm: migrate from MB library to ISA-L
Current Cryptodev AES-NI GCM PMD is implemented using Multi Buffer Crypto library.This patch reimplement the device using ISA-L Crypto library: htt
crypto/aesni_gcm: migrate from MB library to ISA-L
Current Cryptodev AES-NI GCM PMD is implemented using Multi Buffer Crypto library.This patch reimplement the device using ISA-L Crypto library: https://github.com/01org/isa-l_crypto.
The migration entailed the following additional support for: * GMAC algorithm. * 256-bit cipher key. * Session-less mode. * Out-of place processing * Scatter-gatter support for chained mbufs (only out-of place and destination mbuf must be contiguous)
Signed-off-by: Piotr Azarewicz <piotrx.t.azarewicz@intel.com> Acked-by: Declan Doherty <declan.doherty@intel.com>
show more ...
|
| #
84d79658 |
| 21-Dec-2016 |
Declan Doherty <declan.doherty@intel.com> |
crypto/aesni_mb: support AVX512
Release v0.44 of Intel(R) Multi-Buffer Crypto for IPsec library adds support for AVX512 instructions. This patch enables the new AVX512 accelerated functions from the
crypto/aesni_mb: support AVX512
Release v0.44 of Intel(R) Multi-Buffer Crypto for IPsec library adds support for AVX512 instructions. This patch enables the new AVX512 accelerated functions from the aesni_mb_pmd crypto poll mode driver.
This patch set requires that the aesni_mb_pmd is linked against the version 0.44 or greater of the Multi-Buffer Crypto for IPsec library.
Signed-off-by: Declan Doherty <declan.doherty@intel.com> Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
show more ...
|
| #
6cd8b4d8 |
| 02-Dec-2016 |
Arek Kusztal <arkadiuszx.kusztal@intel.com> |
crypto/qat: add DES capability
This commit adds DES capability to Intel QuickAssist Technology Driver
Signed-off-by: Arek Kusztal <arkadiuszx.kusztal@intel.com> Acked-by: Fiona Trahe <fiona.trahe@i
crypto/qat: add DES capability
This commit adds DES capability to Intel QuickAssist Technology Driver
Signed-off-by: Arek Kusztal <arkadiuszx.kusztal@intel.com> Acked-by: Fiona Trahe <fiona.trahe@intel.com>
show more ...
|
|
Revision tags: v16.11, v16.11-rc3, v16.11-rc2, v16.11-rc1, v16.07, v16.07-rc5, v16.07-rc4, v16.07-rc3, v16.07-rc2, v16.07-rc1 |
|
| #
2773c86d |
| 20-Jun-2016 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
crypto/kasumi: add driver for KASUMI library
Added new SW PMD which makes use of the libsso_kasumi SW library, which provides wireless algorithms KASUMI F8 and F9 in software.
This PMD supports cip
crypto/kasumi: add driver for KASUMI library
Added new SW PMD which makes use of the libsso_kasumi SW library, which provides wireless algorithms KASUMI F8 and F9 in software.
This PMD supports cipher-only, hash-only and chained operations ("cipher then hash" and "hash then cipher") of the following algorithms: - RTE_CRYPTO_SYM_CIPHER_KASUMI_F8 - RTE_CRYPTO_SYM_AUTH_KASUMI_F9
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Deepak Kumar Jain <deepak.k.jain@intel.com>
show more ...
|
| #
ce3eee49 |
| 09-Jun-2016 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
doc: fix crypto feature table
Some crypto PMDs that support symmetric crypto were not marked as supported in the supported feature flags table.
Fixes: 2373c0661b2f0 ("doc: add cryptodevs guide over
doc: fix crypto feature table
Some crypto PMDs that support symmetric crypto were not marked as supported in the supported feature flags table.
Fixes: 2373c0661b2f0 ("doc: add cryptodevs guide overview")
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com> Acked-by: Deepak Kumar Jain <deepak.k.jain@intel.com> Acked-by: John McNamara <john.mcnamara@intel.com>
show more ...
|
| #
ac61e233 |
| 03-Jun-2016 |
Fan Zhang <roy.fan.zhang@intel.com> |
aesni_mb: add AES-CTR
This patch provides counter mode support to AES-NI multi-buffer library.
The following cipher algorithm is enabled: - RTE_CRYPTO_CIPHER_AES_CTR
Signed-off-by: Fan Zhang <roy.
aesni_mb: add AES-CTR
This patch provides counter mode support to AES-NI multi-buffer library.
The following cipher algorithm is enabled: - RTE_CRYPTO_CIPHER_AES_CTR
Signed-off-by: Fan Zhang <roy.fan.zhang@intel.com> Acked-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
show more ...
|
| #
4ee18e57 |
| 06-May-2016 |
Arek Kusztal <arkadiuszx.kusztal@intel.com> |
qat: add AES-CTR capability
Added possibility for AES to work in counter mode
Signed-off-by: Arek Kusztal <arkadiuszx.kusztal@intel.com> Acked-by: Deepak Kumar Jain <deepak.k.jain@intel.com>
|