Home
last modified time | relevance | path

Searched refs:dev_info (Results 1 – 25 of 75) sorted by relevance

123

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_kms.c697 struct drm_amdgpu_info_device dev_info = {}; in amdgpu_info_ioctl() local
700 dev_info.device_id = dev->pdev->device; in amdgpu_info_ioctl()
701 dev_info.chip_rev = adev->rev_id; in amdgpu_info_ioctl()
702 dev_info.external_rev = adev->external_rev_id; in amdgpu_info_ioctl()
703 dev_info.pci_rev = dev->pdev->revision; in amdgpu_info_ioctl()
704 dev_info.family = adev->family; in amdgpu_info_ioctl()
705 dev_info.num_shader_engines = adev->gfx.config.max_shader_engines; in amdgpu_info_ioctl()
706 dev_info.num_shader_arrays_per_engine = adev->gfx.config.max_sh_per_se; in amdgpu_info_ioctl()
708 dev_info.gpu_counter_freq = amdgpu_asic_get_xclk(adev) * 10; in amdgpu_info_ioctl()
710 dev_info.max_engine_clock = amdgpu_dpm_get_sclk(adev, false) * 10; in amdgpu_info_ioctl()
[all …]
H A Damdgpu_gmc.c184 dev_info(adev->dev, "VRAM: %"PRIu64"M 0x%016"PRIX64" - 0x%016"PRIX64" (%"PRIu64"M used)\n", in amdgpu_gmc_vram_location()
228 dev_info(adev->dev, "GART: %"PRIu64"M 0x%016"PRIX64" - 0x%016"PRIX64"\n", in amdgpu_gmc_gart_location()
276 dev_info(adev->dev, "AGP: %"PRIu64"M 0x%016"PRIX64" - 0x%016"PRIX64"\n", in amdgpu_gmc_agp_location()
394 dev_info(adev->dev, "ring %s uses VM inv eng %u on hub %u\n", in amdgpu_gmc_allocate_vm_inv_eng()
H A Damdgpu_psp_v11_0.c177 dev_info(adev->dev, in psp_v11_0_init_microcode()
204 dev_info(adev->dev, in psp_v11_0_init_microcode()
290 dev_info(adev->dev, "sos fw version = 0x%x.\n", psp->sos_fw_version); in psp_v11_0_bootloader_load_kdb()
326 dev_info(adev->dev, "sos fw version = 0x%x.\n", psp->sos_fw_version); in psp_v11_0_bootloader_load_sysdrv()
H A Damdgpu_drv.c1055 dev_info(&pdev->dev, in amdgpu_pci_probe()
1057 dev_info(&pdev->dev, in amdgpu_pci_probe()
1072 dev_info(&pdev->dev, in amdgpu_pci_probe()
1074 dev_info(&pdev->dev, in amdgpu_pci_probe()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/gt/uc/
H A Dintel_uc.c71 dev_info(i915->drm.dev, in __confirm_options()
77 dev_info(i915->drm.dev, in __confirm_options()
83 dev_info(i915->drm.dev, in __confirm_options()
89 dev_info(i915->drm.dev, in __confirm_options()
470 dev_info(i915->drm.dev, "%s firmware %s version %u.%u %s:%s\n", in __uc_init_hw()
477 dev_info(i915->drm.dev, "%s firmware %s version %u.%u %s:%s\n", in __uc_init_hw()
/netbsd-src/external/cddl/osnet/sys/sys/
H A Dsunddi.h73 struct dev_info { struct
77 typedef struct dev_info dev_info_t; argument
/netbsd-src/sys/external/bsd/dwc2/
H A Ddwc2.h75 #define dev_info(d,fmt,...) do { \ macro
100 #define dev_info(...) do { } while (0) macro
/netbsd-src/external/cddl/dtracetoolkit/dist/Bin/
H A Dintoncpu.d54 this->devi = (struct dev_info *)arg0;
H A Dinttimes.d55 this->devi = (struct dev_info *)arg0;
/netbsd-src/external/cddl/dtracetoolkit/dist/Cpu/
H A Dintoncpu.d54 this->devi = (struct dev_info *)arg0;
H A Dinttimes.d55 this->devi = (struct dev_info *)arg0;
/netbsd-src/sys/external/bsd/drm2/include/linux/
H A Ddevice.h73 #define dev_info(DEV, FMT, ...) do { \ macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_rs600.c474 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in rs600_asic_reset()
494 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in rs600_asic_reset()
502 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in rs600_asic_reset()
510 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in rs600_asic_reset()
518 dev_info(rdev->dev, "GPU reset succeed\n"); in rs600_asic_reset()
H A Dradeon_irq_kms.c229 dev_info(rdev->dev, "radeon: MSI limited to 32-bit\n"); in radeon_msi_ok()
314 dev_info(rdev->dev, "radeon: using MSI.\n"); in radeon_irq_kms_init()
H A Dradeon_device.c546 dev_info(rdev->dev, "WB %sabled\n", rdev->wb.enabled ? "en" : "dis"); in radeon_wb_init()
611 dev_info(rdev->dev, "VRAM: %"PRIu64"M 0x%016"PRIX64" - 0x%016"PRIX64" (%"PRIu64"M used)\n", in radeon_vram_location()
648 dev_info(rdev->dev, "GTT: %"PRIu64"M 0x%016"PRIX64" - 0x%016"PRIX64"\n", in radeon_gtt_location()
1984 dev_info(rdev->dev, "Saved %d dwords of commands " in radeon_gpu_reset()
1991 dev_info(rdev->dev, "GPU reset succeeded, trying to resume\n"); in radeon_gpu_reset()
2053 dev_info(rdev->dev, "GPU reset failed\n"); in radeon_gpu_reset()
H A Dradeon_cik.c4822 dev_info(rdev->dev, " GRBM_STATUS=0x%08X\n", in cik_print_gpu_status_regs()
4824 dev_info(rdev->dev, " GRBM_STATUS2=0x%08X\n", in cik_print_gpu_status_regs()
4826 dev_info(rdev->dev, " GRBM_STATUS_SE0=0x%08X\n", in cik_print_gpu_status_regs()
4828 dev_info(rdev->dev, " GRBM_STATUS_SE1=0x%08X\n", in cik_print_gpu_status_regs()
4830 dev_info(rdev->dev, " GRBM_STATUS_SE2=0x%08X\n", in cik_print_gpu_status_regs()
4832 dev_info(rdev->dev, " GRBM_STATUS_SE3=0x%08X\n", in cik_print_gpu_status_regs()
4834 dev_info(rdev->dev, " SRBM_STATUS=0x%08X\n", in cik_print_gpu_status_regs()
4836 dev_info(rdev->dev, " SRBM_STATUS2=0x%08X\n", in cik_print_gpu_status_regs()
4838 dev_info(rdev->dev, " SDMA0_STATUS_REG = 0x%08X\n", in cik_print_gpu_status_regs()
4840 dev_info(rdev->dev, " SDMA1_STATUS_REG = 0x%08X\n", in cik_print_gpu_status_regs()
[all …]
H A Dradeon_ni.c1840 dev_info(rdev->dev, "GPU softreset: 0x%08X\n", reset_mask); in cayman_gpu_soft_reset()
1843 dev_info(rdev->dev, " VM_CONTEXT0_PROTECTION_FAULT_ADDR 0x%08X\n", in cayman_gpu_soft_reset()
1845 dev_info(rdev->dev, " VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n", in cayman_gpu_soft_reset()
1847 dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n", in cayman_gpu_soft_reset()
1849 dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n", in cayman_gpu_soft_reset()
1929 dev_info(rdev->dev, "GRBM_SOFT_RESET=0x%08X\n", tmp); in cayman_gpu_soft_reset()
1943 dev_info(rdev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp); in cayman_gpu_soft_reset()
H A Dradeon_evergreen.c3776 dev_info(rdev->dev, " GRBM_STATUS = 0x%08X\n", in evergreen_print_gpu_status_regs()
3778 dev_info(rdev->dev, " GRBM_STATUS_SE0 = 0x%08X\n", in evergreen_print_gpu_status_regs()
3780 dev_info(rdev->dev, " GRBM_STATUS_SE1 = 0x%08X\n", in evergreen_print_gpu_status_regs()
3782 dev_info(rdev->dev, " SRBM_STATUS = 0x%08X\n", in evergreen_print_gpu_status_regs()
3784 dev_info(rdev->dev, " SRBM_STATUS2 = 0x%08X\n", in evergreen_print_gpu_status_regs()
3786 dev_info(rdev->dev, " R_008674_CP_STALLED_STAT1 = 0x%08X\n", in evergreen_print_gpu_status_regs()
3788 dev_info(rdev->dev, " R_008678_CP_STALLED_STAT2 = 0x%08X\n", in evergreen_print_gpu_status_regs()
3790 dev_info(rdev->dev, " R_00867C_CP_BUSY_STAT = 0x%08X\n", in evergreen_print_gpu_status_regs()
3792 dev_info(rdev->dev, " R_008680_CP_STAT = 0x%08X\n", in evergreen_print_gpu_status_regs()
3794 dev_info(rdev->dev, " R_00D034_DMA_STATUS_REG = 0x%08X\n", in evergreen_print_gpu_status_regs()
[all …]
H A Dradeon_drv.c365 dev_info(&pdev->dev, in radeon_pci_probe()
377 dev_info(&pdev->dev, in radeon_pci_probe()
H A Dradeon_r600.c1452 dev_info(rdev->dev, "VRAM: %"PRIu64"M 0x%08"PRIX64" - 0x%08"PRIX64" (%"PRIu64"M used)\n", in r600_vram_gtt_location()
1602 dev_info(rdev->dev, " R_008010_GRBM_STATUS = 0x%08X\n", in r600_print_gpu_status_regs()
1604 dev_info(rdev->dev, " R_008014_GRBM_STATUS2 = 0x%08X\n", in r600_print_gpu_status_regs()
1606 dev_info(rdev->dev, " R_000E50_SRBM_STATUS = 0x%08X\n", in r600_print_gpu_status_regs()
1608 dev_info(rdev->dev, " R_008674_CP_STALLED_STAT1 = 0x%08X\n", in r600_print_gpu_status_regs()
1610 dev_info(rdev->dev, " R_008678_CP_STALLED_STAT2 = 0x%08X\n", in r600_print_gpu_status_regs()
1612 dev_info(rdev->dev, " R_00867C_CP_BUSY_STAT = 0x%08X\n", in r600_print_gpu_status_regs()
1614 dev_info(rdev->dev, " R_008680_CP_STAT = 0x%08X\n", in r600_print_gpu_status_regs()
1616 dev_info(rdev->dev, " R_00D034_DMA_STATUS_REG = 0x%08X\n", in r600_print_gpu_status_regs()
1727 dev_info(rdev->dev, "GPU softreset: 0x%08X\n", reset_mask); in r600_gpu_soft_reset()
[all …]
H A Dradeon_agp.c258 dev_info(rdev->dev, "GTT: %"PRIu64"M 0x%08"PRIX64" - 0x%08"PRIX64"\n", in radeon_agp_init()
H A Dradeon_r300.c457 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in r300_asic_reset()
476 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in r300_asic_reset()
488 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status); in r300_asic_reset()
497 dev_info(rdev->dev, "GPU reset succeed\n"); in r300_asic_reset()
/netbsd-src/sys/external/bsd/drm2/dist/drm/
H A Ddrm_print.c208 dev_info(p->arg, "{" DRM_NAME "} "); in __drm_printfn_info()
211 dev_info(p->arg, "[" DRM_NAME "] %pV", vaf); in __drm_printfn_info()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
H A Dkfd_device.c529 dev_info(kfd_device, in kgd2kfd_probe()
639 dev_info(kfd_device, "Allocated %d bytes on gart\n", size); in kgd2kfd_device_init()
685 dev_info(kfd_device, "added device %x:%x\n", kfd->pdev->vendor, in kgd2kfd_device_init()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i2c/
H A Dch7006_priv.h140 dev_info(&client->dev, format, __VA_ARGS__)

123