/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
H A D | amdgpu_cgs.c | 229 data_size = le32_to_cpu(header->header.ucode_size_bytes); in amdgpu_cgs_get_firmware_info() 233 gpu_addr += ALIGN(le32_to_cpu(header->header.ucode_size_bytes), PAGE_SIZE); in amdgpu_cgs_get_firmware_info() 465 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in amdgpu_cgs_get_firmware_info() 472 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in amdgpu_cgs_get_firmware_info()
|
H A D | amdgpu_ucode.c | 47 DRM_DEBUG("ucode_size_bytes: %u\n", le32_to_cpu(hdr->ucode_size_bytes)); in amdgpu_ucode_print_common_hdr() 494 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes); in amdgpu_ucode_init_single_fw() 501 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes) - in amdgpu_ucode_init_single_fw() 516 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes) - in amdgpu_ucode_init_single_fw() 566 ALIGN(le32_to_cpu(comm_hdr->ucode_size_bytes), in amdgpu_ucode_patch_jt()
|
H A D | amdgpu_vcn.c | 163 bo_size += AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8); in amdgpu_vcn_sw_init() 275 le32_to_cpu(hdr->ucode_size_bytes)); in amdgpu_vcn_resume() 276 size -= le32_to_cpu(hdr->ucode_size_bytes); in amdgpu_vcn_resume() 277 ptr += le32_to_cpu(hdr->ucode_size_bytes); in amdgpu_vcn_resume()
|
H A D | amdgpu_uvd.h | 39 …GN(le32_to_cpu(((const struct common_firmware_header *)(adev)->uvd.fw->data)->ucode_size_bytes) + \
|
H A D | amdgpu_gfx_v10_0.c | 813 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v10_0_init_microcode() 820 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v10_0_init_microcode() 827 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v10_0_init_microcode() 835 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v10_0_init_microcode() 866 ALIGN(le32_to_cpu(header->ucode_size_bytes) - in gfx_v10_0_init_microcode() 882 ALIGN(le32_to_cpu(header->ucode_size_bytes) - in gfx_v10_0_init_microcode() 1088 fw_size = le32_to_cpu(mec_hdr->header.ucode_size_bytes); in gfx_v10_0_mec_init() 1090 r = amdgpu_bo_create_reserved(adev, mec_hdr->header.ucode_size_bytes, in gfx_v10_0_mec_init() 1876 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gfx_v10_0_rlc_load_microcode() 2086 fw_size = le32_to_cpu(cp_hdr->header.ucode_size_bytes); in gfx_v10_0_rlc_backdoor_autoload_copy_gfx_ucode() [all …]
|
H A D | amdgpu_uvd.c | 261 bo_size += AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8); in amdgpu_uvd_sw_init() 426 le32_to_cpu(hdr->ucode_size_bytes)); in amdgpu_uvd_resume() 427 size -= le32_to_cpu(hdr->ucode_size_bytes); in amdgpu_uvd_resume() 428 ptr += le32_to_cpu(hdr->ucode_size_bytes); in amdgpu_uvd_resume()
|
H A D | amdgpu_psp_v3_1.c | 97 adev->psp.sys_bin_size = le32_to_cpu(hdr->header.ucode_size_bytes) - in psp_v3_1_init_microcode() 116 adev->psp.asd_ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in psp_v3_1_init_microcode()
|
H A D | amdgpu_si_smc.c | 226 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in amdgpu_si_load_smc_ucode()
|
H A D | amdgpu_ucode.h | 38 uint32_t ucode_size_bytes; /* size of ucode in bytes */ member
|
H A D | amdgpu_psp_v10_0.c | 86 adev->psp.asd_ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in psp_v10_0_init_microcode()
|
H A D | amdgpu_psp_v12_0.c | 79 adev->psp.asd_ucode_size = le32_to_cpu(asd_hdr->header.ucode_size_bytes); in psp_v12_0_init_microcode()
|
H A D | amdgpu_gfx_v9_0.c | 1293 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v9_0_init_cp_gfx_microcode() 1300 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v9_0_init_cp_gfx_microcode() 1307 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v9_0_init_cp_gfx_microcode() 1419 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in gfx_v9_0_init_rlc_microcode() 1501 ALIGN(le32_to_cpu(header->ucode_size_bytes) - le32_to_cpu(cp_hdr->jt_size) * 4, PAGE_SIZE); in gfx_v9_0_init_cp_compute_microcode() 1516 ALIGN(le32_to_cpu(header->ucode_size_bytes) - le32_to_cpu(cp_hdr->jt_size) * 4, PAGE_SIZE); in gfx_v9_0_init_cp_compute_microcode() 1903 fw_size = le32_to_cpu(mec_hdr->header.ucode_size_bytes) / 4; in gfx_v9_0_mec_init() 1905 r = amdgpu_bo_create_reserved(adev, mec_hdr->header.ucode_size_bytes, in gfx_v9_0_mec_init() 2985 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gfx_v9_0_rlc_load_microcode() 3085 fw_size = le32_to_cpu(pfp_hdr->header.ucode_size_bytes) / 4; in gfx_v9_0_cp_gfx_load_microcode() [all …]
|
H A D | amdgpu_gfx_v7_0.c | 2493 fw_size = le32_to_cpu(pfp_hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_cp_gfx_load_microcode() 2503 fw_size = le32_to_cpu(ce_hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_cp_gfx_load_microcode() 2513 fw_size = le32_to_cpu(me_hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_cp_gfx_load_microcode() 2752 fw_size = le32_to_cpu(mec_hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_cp_compute_load_microcode() 2774 fw_size = le32_to_cpu(mec2_hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_cp_compute_load_microcode() 3564 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gfx_v7_0_rlc_resume()
|
H A D | amdgpu_gmc_v8_0.c | 329 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gmc_v8_0_tonga_mc_load_microcode() 398 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gmc_v8_0_polaris_mc_load_microcode()
|
H A D | amdgpu_sdma_v5_0.c | 225 ALIGN(le32_to_cpu(header->ucode_size_bytes), PAGE_SIZE); in sdma_v5_0_init_microcode() 806 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in sdma_v5_0_load_microcode()
|
H A D | amdgpu_gfx_v6_0.c | 1998 fw_size = le32_to_cpu(pfp_hdr->header.ucode_size_bytes) / 4; in gfx_v6_0_cp_gfx_load_microcode() 2007 fw_size = le32_to_cpu(ce_hdr->header.ucode_size_bytes) / 4; in gfx_v6_0_cp_gfx_load_microcode() 2016 fw_size = le32_to_cpu(me_hdr->header.ucode_size_bytes) / 4; in gfx_v6_0_cp_gfx_load_microcode() 2553 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gfx_v6_0_rlc_resume()
|
H A D | amdgpu_uvd_v7_0.c | 443 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE); in uvd_v7_0_sw_init() 449 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE); in uvd_v7_0_sw_init()
|
H A D | amdgpu_gmc_v6_0.c | 186 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in gmc_v6_0_mc_load_microcode()
|
H A D | amdgpu_vcn_v2_5.c | 158 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE); in vcn_v2_5_sw_init() 164 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE); in vcn_v2_5_sw_init()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/ |
H A D | radeon_ucode.h | 166 uint32_t ucode_size_bytes; /* size of ucode in bytes */ member
|
H A D | radeon_ucode.c | 45 DRM_DEBUG("ucode_size_bytes: %u\n", le32_to_cpu(hdr->ucode_size_bytes)); in radeon_ucode_print_common_hdr()
|
H A D | radeon_ci_smc.c | 209 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in ci_load_smc_ucode()
|
H A D | radeon_si_smc.c | 234 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes); in si_load_smc_ucode()
|
H A D | radeon_cik_sdma.c | 488 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in cik_sdma_load_microcode() 497 fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in cik_sdma_load_microcode()
|
H A D | radeon_cik.c | 1907 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in ci_mc_load_microcode() 3937 fw_size = le32_to_cpu(pfp_hdr->header.ucode_size_bytes) / 4; in cik_cp_gfx_load_microcode() 3946 fw_size = le32_to_cpu(ce_hdr->header.ucode_size_bytes) / 4; in cik_cp_gfx_load_microcode() 3955 fw_size = le32_to_cpu(me_hdr->header.ucode_size_bytes) / 4; in cik_cp_gfx_load_microcode() 4293 fw_size = le32_to_cpu(mec_hdr->header.ucode_size_bytes) / 4; in cik_cp_compute_load_microcode() 4307 fw_size = le32_to_cpu(mec2_hdr->header.ucode_size_bytes) / 4; in cik_cp_compute_load_microcode() 5975 size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; in cik_rlc_resume()
|