Searched refs:INPUT_GAMMA_CONTROL (Results 1 – 4 of 4) sorted by relevance
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/ |
H A D | dce_ipp.h | 50 SRI(INPUT_GAMMA_CONTROL, DCP, id), \ 96 IPP_SF(INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, mask_sh), \ 214 uint32_t INPUT_GAMMA_CONTROL; member
|
H A D | amdgpu_dce_ipp.c | 171 REG_UPDATE(INPUT_GAMMA_CONTROL, in dce_ipp_program_prescale() 221 REG_UPDATE(INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0); in dce_ipp_program_input_lut()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
H A D | amdgpu_dce_v10_0.c | 2140 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0); in dce_v10_0_crtc_load_lut() 2141 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, OVL_INPUT_GAMMA_MODE, 0); in dce_v10_0_crtc_load_lut()
|
H A D | amdgpu_dce_v11_0.c | 2177 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0); in dce_v11_0_crtc_load_lut()
|