Home
last modified time | relevance | path

Searched refs:HDMI_READ (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/arch/arm/sunxi/
H A Dsunxi_hdmi.c100 #define HDMI_READ(sc, reg) \ macro
203 ver = HDMI_READ(sc, SUNXI_HDMI_VERSION_ID_REG); in sunxi_hdmi_attach()
340 val = HDMI_READ(sc, SUNXI_HDMI_DDC_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_3()
350 val = HDMI_READ(sc, SUNXI_HDMI_DDC_FIFO_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_3()
358 val = HDMI_READ(sc, SUNXI_HDMI_DDC_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_3()
364 val = HDMI_READ(sc, SUNXI_HDMI_DDC_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_3()
372 val = HDMI_READ(sc, SUNXI_HDMI_DDC_INT_STATUS_REG); in sunxi_hdmi_i2c_xfer_1_3()
389 val = HDMI_READ(sc, SUNXI_A31_HDMI_DDC_FIFO_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_4()
403 val = HDMI_READ(sc, SUNXI_A31_HDMI_DDC_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_4()
409 val = HDMI_READ(sc, SUNXI_A31_HDMI_DDC_CTRL_REG); in sunxi_hdmi_i2c_xfer_1_4()
[all …]
/netbsd-src/sys/arch/arm/nvidia/
H A Dtegra_drm.h143 #define HDMI_READ(enc, reg) \ macro
H A Dtegra_drm_mode.c991 const uint32_t pwr = HDMI_READ(tegra_encoder, in tegra_encoder_mode_set()
/netbsd-src/sys/arch/arm/amlogic/
H A Dmeson_genfb.c157 #define HDMI_READ meson_genfb_hdmi_read_4 macro
529 const uint32_t vic = HDMI_READ(sc, HDMITX_AVI_INFO_ADDR + 4) & 0x7f; in meson_genfb_init()