/netbsd-src/sys/arch/arm/arm/ |
H A D | cpufunc.c | 2434 int cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm6_setup() 2438 int cpuctrlmask = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm6_setup() 2485 int cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm7_setup() 2489 int cpuctrlmask = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm7_setup() 2534 cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm7tdmi_setup() 2574 int cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm8_setup() 2578 int cpuctrlmask = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm8_setup() 2656 int cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm9_setup() 2660 int cpuctrlmask = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_32BP_ENABLE in arm9_setup() 2709 int cpuctrl = CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_SYST_ENABLE in arm10_setup() [all …]
|
/netbsd-src/sys/arch/evbarm/iq80310/ |
H A D | iq80310_start.S | 54 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 127 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/iq80321/ |
H A D | iq80321_start.S | 60 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 136 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/lubbock/ |
H A D | lubbock_start.S | 103 tst r2, #CPU_CONTROL_MMU_ENABLE /* we already have a page table? */ 132 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/g42xxeb/ |
H A D | g42xxeb_start.S | 103 tst r2, #CPU_CONTROL_MMU_ENABLE /* we already have a page table? */ 132 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/nslu2/ |
H A D | nslu2_start.S | 56 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 151 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/smdk2xx0/ |
H A D | smdk2800_start.S | 106 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 136 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
H A D | smdk2410_start.S | 134 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 164 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/ixdp425/ |
H A D | ixdp425_start.S | 60 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 155 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/tsarm/ |
H A D | tsarm_start.S | 57 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 171 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/ixm1200/ |
H A D | ixm1200_start.S | 63 bic r0, r0, #CPU_CONTROL_MMU_ENABLE 161 orr r1, r1, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/adi_brh/ |
H A D | brh_start.S | 70 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 174 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/armadaxp/ |
H A D | armadaxp_start.S | 73 movw r1, #(CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_DC_ENABLE |\ 120 | CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_DC_ENABLE)
|
/netbsd-src/sys/arch/evbarm/stand/boot2440/ |
H A D | entry.S | 81 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 111 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/hdl_g/ |
H A D | hdlg_start.S | 60 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 179 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/marvell/ |
H A D | marvell_start.S | 244 biceq r0, r0, #(CPU_CONTROL_MMU_ENABLE | CPU_CONTROL_DC_ENABLE | CPU_CONTROL_WBUF_ENABLE) 248 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/armadillo/ |
H A D | armadillo9_start.S | 61 bic r2, r2, #CPU_CONTROL_MMU_ENABLE 144 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/zaurus/zaurus/ |
H A D | zaurus_start.S | 90 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
H A D | kloader_zaurus.S | 68 bic r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/netwinder/netwinder/ |
H A D | nwmmu.S | 113 orr r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/stand/gzboot/ |
H A D | srtbegin.S | 50 bic r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/hpcarm/hpcarm/ |
H A D | kloader_pxa2x0.S | 55 bic r2, r2, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/mmnet/ |
H A D | mmnet_start.S | 157 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/mpcsa/ |
H A D | mpcsa_start.S | 137 orr r0, r0, #CPU_CONTROL_MMU_ENABLE
|
/netbsd-src/sys/arch/evbarm/stand/board/ |
H A D | s3c2410_vector.S | 73 ldr r0, =(CPU_CONTROL_MMU_ENABLE|CPU_CONTROL_DC_ENABLE|CPU_CONTROL_IC_ENABLE)
|