| /netbsd-src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/ |
| H A D | exynos5410.h | 40 #define CLK_UART2 259 macro
|
| H A D | actions,s500-cmu.h | 62 #define CLK_UART2 40 macro
|
| H A D | actions,s700-cmu.h | 62 #define CLK_UART2 38 macro
|
| H A D | actions,s900-cmu.h | 89 #define CLK_UART2 69 macro
|
| H A D | exynos5250.h | 96 #define CLK_UART2 291 macro
|
| H A D | s5pv210.h | 161 #define CLK_UART2 141 macro
|
| H A D | exynos5420.h | 70 #define CLK_UART2 259 macro
|
| H A D | exynos4.h | 154 #define CLK_UART2 314 macro
|
| H A D | exynos3250.h | 230 #define CLK_UART2 222 macro
|
| H A D | sprd,sc9860-clk.h | 89 #define CLK_UART2 4 macro
|
| /netbsd-src/sys/arch/arm/nxp/ |
| H A D | imx8mq_ccm.c | 137 IMX_COMPOSITE(CLK_UART2, "uart2", uart_p, 0xaf80, 0),
|
| H A D | imx8mq_ccm.h | 184 #define CLK_UART2 149 macro
|
| /netbsd-src/sys/arch/mips/ingenic/ |
| H A D | apbus.c | 78 { "com", JZ_UART2, 49, CLK_UART2, 0, 0},
|
| H A D | ingenic_regs.h | 171 #define CLK_UART2 (1 << 17) macro
|
| /netbsd-src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/ |
| H A D | s5pv210.dtsi | 347 clocks = <&clocks CLK_UART2>, <&clocks CLK_UART2>,
|
| H A D | owl-s500.dtsi | 152 clocks = <&cmu CLK_UART2>;
|
| H A D | exynos5410.dtsi | 358 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
| H A D | exynos3250.dtsi | 536 clocks = <&cmu CLK_UART2>, <&cmu CLK_SCLK_UART2>;
|
| H A D | exynos4.dtsi | 475 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
| H A D | exynos5250.dtsi | 1219 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
| H A D | exynos5420.dtsi | 1340 clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
| /netbsd-src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/sprd/ |
| H A D | whale2.dtsi | 102 <&ap_clk CLK_UART2>, <&ext_26m>;
|
| /netbsd-src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/actions/ |
| H A D | s700.dtsi | 135 clocks = <&cmu CLK_UART2>;
|
| H A D | s900.dtsi | 141 clocks = <&cmu CLK_UART2>;
|