Home
last modified time | relevance | path

Searched refs:prefetch (Results 1 – 25 of 166) sorted by relevance

1234567

/llvm-project/llvm/test/CodeGen/RISCV/
H A Dprefetch.ll13 declare void @llvm.prefetch(ptr, i32, i32, i32)
26 ; RV32ZICBOP-NEXT: prefetch.r 0(a0)
31 ; RV64ZICBOP-NEXT: prefetch.r 0(a0)
37 ; RV64ZICBOPZIHINTNTL-NEXT: prefetch.r 0(a0)
39 call void @llvm.prefetch(ptr %a, i32 0, i32 0, i32 1)
54 ; RV32ZICBOP-NEXT: prefetch.w 0(a0)
59 ; RV64ZICBOP-NEXT: prefetch.w 0(a0)
65 ; RV64ZICBOPZIHINTNTL-NEXT: prefetch.w 0(a0)
67 call void @llvm.prefetch(ptr %a, i32 1, i32 0, i32 1)
82 ; RV32ZICBOP-NEXT: prefetch.i 0(a0)
[all …]
/llvm-project/llvm/test/CodeGen/AArch64/
H A Darm64-prefetch.ll12 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 0, i32 1)
14 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 1, i32 1)
16 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 2, i32 1)
18 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 3, i32 1)
21 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 0, i32 0)
23 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 1, i32 0)
25 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 2, i32 0)
27 call void @llvm.prefetch(ptr %j.addr, i32 0, i32 3, i32 0)
30 call void @llvm.prefetch(ptr %j.addr, i32 1, i32 0, i32 1)
32 call void @llvm.prefetch(ptr %j.addr, i32 1, i32 1, i32 1)
[all …]
H A Darm64-prefetch-new.ll17 ; want to prefetch.
20 call void @llvm.aarch64.prefetch(ptr null, i32 0, i32 0, i32 0, i32 1)
23 call void @llvm.aarch64.prefetch(ptr %tmp, i32 0, i32 0, i32 0, i32 1)
26 call void @llvm.aarch64.prefetch(ptr %i, i32 0, i32 0, i32 0, i32 1)
29 call void @llvm.aarch64.prefetch(ptr %i.next, i32 0, i32 0, i32 0, i32 1)
32 call void @llvm.aarch64.prefetch(ptr @a, i32 0, i32 0, i32 0, i32 1)
35 call void @llvm.aarch64.prefetch(ptr @b, i32 0, i32 0, i32 0, i32 1)
37 ; Verify that we can generate every single valid prefetch value.
40 call void @llvm.aarch64.prefetch(ptr null, i32 1, i32 0, i32 0, i32 1)
43 call void @llvm.aarch64.prefetch(ptr null, i32 0, i32 1, i32 0, i32 1)
[all …]
/llvm-project/llvm/test/MC/RISCV/
H A Drv32zicbop-valid.s
H A Drv32zicbop-invalid.s
/llvm-project/llvm/test/MC/Disassembler/Sparc/
H A Dsparc-v9.txt135 # CHECK: prefetch [%i1+3968], #n_reads
138 # CHECK: prefetch [%i1+3968], #one_read
141 # CHECK: prefetch [%i1+3968], #n_writes
144 # CHECK: prefetch [%i1+3968], #one_write
147 # CHECK: prefetch [%i1+3968], #page
150 # CHECK: prefetch [%i1+3968], #unified
153 # CHECK: prefetch [%i1+3968], #n_reads_strong
156 # CHECK: prefetch [%i1+3968], #one_read_strong
159 # CHECK: prefetch [%i1+3968], #n_writes_strong
162 # CHECK: prefetch [%i1+3968], #one_write_strong
[all …]
/llvm-project/llvm/test/CodeGen/X86/
H A Dprefetch.ll43 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 1, i32 1 )
44 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 2, i32 1 )
45 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 3, i32 1 )
46 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 0, i32 1 )
47 tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 1, i32 1 )
48 tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 2, i32 1 )
49 tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 3, i32 1 )
50 tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 0, i32 1 )
54 declare void @llvm.prefetch(ptr, i32, i32, i32) nounwind
H A Dinsert-prefetch-invalid-instr.ll1 ; RUN: llc < %s -x86-discriminate-memops -prefetch-hints-file=%S/insert-prefetch-invalid-instr.afdo…
2 ; ModuleID = 'prefetch.cc'
3 source_filename = "prefetch.cc"
10 tail call void @llvm.prefetch(ptr inttoptr (i64 291 to ptr), i32 0, i32 0, i32 1), !dbg !9
15 declare void @llvm.prefetch(ptr nocapture readonly, i32, i32, i32) #1
26 !1 = !DIFile(filename: "prefetch.cc", directory: "/tmp")
H A Dprefetchi.ll18 tail call void @llvm.prefetch(ptr %ptr, i32 0, i32 2, i32 0)
19 tail call void @llvm.prefetch(ptr %ptr, i32 0, i32 3, i32 0)
20 tail call void @llvm.prefetch(ptr @t, i32 0, i32 2, i32 0)
21 tail call void @llvm.prefetch(ptr @ext, i32 0, i32 3, i32 0)
26 declare void @llvm.prefetch(ptr, i32, i32, i32) nounwind
/llvm-project/llvm/test/CodeGen/ARM/
H A Dprefetch.ll23 tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 3, i32 1 )
24 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 3, i32 1 )
36 tail call void @llvm.prefetch( ptr %tmp, i32 0, i32 3, i32 1 )
51 tail call void @llvm.prefetch( ptr %tmp3, i32 0, i32 3, i32 1 )
65 tail call void @llvm.prefetch( ptr %tmp3, i32 0, i32 3, i32 1 )
69 declare void @llvm.prefetch(ptr, i32, i32, i32) nounwind
78 tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 3, i32 0 )
97 call void @llvm.prefetch(ptr %red, i32 0, i32 3, i32 1)
98 call void @llvm.prefetch(ptr %0, i32 0, i32 3, i32 1)
99 call void @llvm.prefetch(ptr %1, i32 0, i32 3, i32 1)
[all …]
/llvm-project/llvm/test/CodeGen/AMDGPU/
H A Dllvm.prefetch.ll7 ; Scalar data prefetch
19 tail call void @llvm.prefetch.p4(ptr addrspace(4) %ptr, i32 0, i32 0, i32 1)
34 tail call void @llvm.prefetch.p4(ptr addrspace(4) %gep, i32 0, i32 0, i32 1)
51 tail call void @llvm.prefetch.p4(ptr addrspace(4) %gep, i32 0, i32 0, i32 1)
77 tail call void @llvm.prefetch.p4(ptr addrspace(4) %gep, i32 0, i32 0, i32 1)
100 tail call void @llvm.prefetch.p4(ptr addrspace(4) %gep, i32 0, i32 0, i32 1)
111 tail call void @llvm.prefetch.p1(ptr addrspace(1) %ptr, i32 0, i32 0, i32 1)
115 ; Check LDS and Scratch, we cannot prefetch it
122 tail call void @llvm.prefetch.p3(ptr addrspace(3) %ptr, i32 0, i32 0, i32 1)
131 tail call void @llvm.prefetch.p5(ptr addrspace(5) %ptr, i32 0, i32 0, i32 1)
[all …]
/llvm-project/llvm/test/MC/Sparc/
H A Dsparcv9-instructions.s541 ! V8-NEXT: prefetch [ %i1 + 0xf80 ], 1
542 ! V9: prefetch [%i1+3968], #one_read ! encoding: [0xc3,0x6e,0x6f,0x80]
543 prefetch [ %i1 + 0xf80 ], 1
546 ! V8-NEXT: prefetch [ %i1 + 0xf80 ], #n_reads
547 ! V9: prefetch [%i1+3968], #n_reads ! encoding: [0xc1,0x6e,0x6f,0x80]
548 prefetch [ %i1 + 0xf80 ], #n_reads
551 ! V8-NEXT: prefetch [ %i1 + 0xf80 ], #one_read
552 ! V9: prefetch [%i1+3968], #one_read ! encoding: [0xc3,0x6e,0x6f,0x80]
553 prefetch [ %i1 + 0xf80 ], #one_read
556 ! V8-NEXT: prefetch [
[all...]
/llvm-project/llvm/test/MC/X86/
H A DPREFETCH-32.s5 prefetch -485498096(%edx,%eax,4) label
9 prefetch 485498096(%edx,%eax,4) label
13 prefetch 485498096(%edx) label
17 prefetch 485498096 label
21 prefetch 64(%edx,%eax) label
25 prefetch (%edx) label
H A DPREFETCH-64.s5 prefetch 485498096 label
9 prefetch 64(%rdx) label
13 prefetch 64(%rdx,%rax,4) label
17 prefetch -64(%rdx,%rax,4) label
21 prefetch 64(%rdx,%rax) label
49 prefetch (%rdx) label
/llvm-project/llvm/test/CodeGen/SystemZ/
H A Dprefetch-01.ll5 declare void @llvm.prefetch(ptr, i32, i32, i32)
14 call void @llvm.prefetch(ptr %ptr, i32 0, i32 0, i32 0)
23 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 0)
32 call void @llvm.prefetch(ptr %ptr, i32 0, i32 0, i32 1)
41 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 1)
52 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 1)
63 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 1)
75 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 1)
85 call void @llvm.prefetch(ptr %ptr, i32 1, i32 0, i32 1)
H A Dprefetch-02.ll1 ; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 -prefetch-distance=100 \
2 ; RUN: -stop-after=loop-data-prefetch | FileCheck %s -check-prefix=FAR-PREFETCH
3 ; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 -prefetch-distance=20 \
4 ; RUN: -stop-after=loop-data-prefetch | FileCheck %s -check-prefix=NEAR-PREFETCH
7 ; the loop is smaller than the estimated "iterations ahead" of the prefetch.
10 ; FAR-PREFETCH-NOT: call void @llvm.prefetch
13 ; NEAR-PREFETCH: call void @llvm.prefetch
H A Dprefetch-04.ll1 ; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 -prefetch-distance=20 \
2 ; RUN: -loop-prefetch-writes -stop-after=loop-data-prefetch | FileCheck %s
5 ; write prefetch.
8 ; CHECK: call void @llvm.prefetch.p0(ptr %scevgep, i32 1, i32 3, i32 1
9 ; CHECK-not: call void @llvm.prefetch
H A Dprefetch-03.ll1 ; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 -prefetch-distance=50 \
2 ; RUN: -loop-prefetch-writes -stop-after=loop-data-prefetch | FileCheck %s
7 ; prefetch in %for.body.
10 ; CHECK: call void @llvm.prefetch.p0(ptr {{.*}}, i32 0
11 ; CHECK: call void @llvm.prefetch.p0(ptr {{.*}}, i32 1
/llvm-project/llvm/test/Transforms/InstCombine/
H A Dprefetch-load.ll5 ; Check that we instcombine the load across the prefetch.
11 ; CHECK: llvm.prefetch
21 call void @llvm.prefetch(ptr %1, i32 0, i32 0, i32 1)
27 declare void @llvm.prefetch(ptr nocapture readonly, i32, i32, i32)
30 ; We've explicitly removed the function attrs from llvm.prefetch so we get the defaults.
/llvm-project/llvm/test/Transforms/LoopDataPrefetch/AArch64/
H A Dpr56681.ll2 ; RUN: opt -passes=loop-data-prefetch --prefetch-distance=3000 -debug-only=loop-data-prefetch -S < …
6 ; CHECK: Please set both PrefetchDistance and CacheLineSize for loop data prefetch
H A Dlarge-stride.ll1 ; RUN: opt -mcpu=cyclone -mtriple=arm64-apple-ios -passes=loop-data-prefetch -max-prefetch-iters-ah…
2 ; RUN: opt -mcpu=cyclone -mtriple=arm64-apple-ios -passes=loop-data-prefetch -S < %s | FileCheck %s…
3 ; RUN: opt -mcpu=generic -mtriple=arm64-apple-ios -passes=loop-data-prefetch -S < %s | FileCheck %s…
16 ; ALL-NOT: call void @llvm.prefetch
39 ; LARGE_PREFETCH: call void @llvm.prefetch
40 ; NO_LARGE_PREFETCH-NOT: call void @llvm.prefetch
H A Dkryo-large-stride.ll1 ; RUN: opt -mcpu=kryo -mtriple=aarch64-gnu-linux -passes=loop-data-prefetch -max-prefetch-iters-ahe…
2 ; RUN: opt -mcpu=kryo -mtriple=aarch64-gnu-linux -passes=loop-data-prefetch -S < %s | FileCheck %s …
15 ; ALL-NOT: call void @llvm.prefetch
38 ; LARGE_PREFETCH: call void @llvm.prefetch
39 ; NO_LARGE_PREFETCH-NOT: call void @llvm.prefetch
/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoZicbo.td67 def PREFETCH_I : Prefetch_ri<0b00000, "prefetch.i">, Sched<[]>;
68 def PREFETCH_R : Prefetch_ri<0b00001, "prefetch.r">, Sched<[]>;
69 def PREFETCH_W : Prefetch_ri<0b00011, "prefetch.w">, Sched<[]>;
79 def : Pat<(prefetch (AddrRegImmLsb00000 (XLenVT GPR:$rs1), simm12_lsb00000:$imm12),
82 def : Pat<(prefetch (AddrRegImmLsb00000 (XLenVT GPR:$rs1), simm12_lsb00000:$imm12),
85 def : Pat<(prefetch (AddrRegImmLsb00000 (XLenVT GPR:$rs1), simm12_lsb00000:$imm12),
/llvm-project/llvm/test/CodeGen/PowerPC/
H A Dppc64-prefetch.ll7 call void @llvm.prefetch(ptr %a, i32 0, i32 3, i32 1)
14 declare void @llvm.prefetch(ptr, i32, i32, i32)
18 call void @llvm.prefetch(ptr %a, i32 1, i32 3, i32 1)
27 call void @llvm.prefetch(ptr %a, i32 0, i32 3, i32 0)
/llvm-project/llvm/test/Assembler/
H A Dauto_upgrade_intrinsics.ll195 declare void @llvm.prefetch(ptr, i32, i32, i32)
196 define void @test.prefetch(ptr %ptr) {
197 ; CHECK-LABEL: @test.prefetch(
198 ; CHECK: @llvm.prefetch.p0(ptr %ptr, i32 0, i32 3, i32 1)
199 call void @llvm.prefetch(ptr %ptr, i32 0, i32 3, i32 1)
203 declare void @llvm.prefetch.p0(ptr, i32, i32, i32)
204 define void @test.prefetch.2(ptr %ptr) {
205 ; CHECK-LABEL: @test.prefetch.2(
206 ; CHECK: @llvm.prefetch.p0(ptr %ptr, i32 0, i32 3, i32 1)
207 call void @llvm.prefetch(pt
[all...]

1234567