| /llvm-project/llvm/lib/Support/ |
| H A D | CachePruning.cpp | 111 uint64_t Mult = 1; in parseCachePruningPolicy() local
114 Mult = 1024; in parseCachePruningPolicy()
118 Mult = 1024 * 1024; in parseCachePruningPolicy()
122 Mult = 1024 * 1024 * 1024; in parseCachePruningPolicy()
130 Policy.MaxSizeBytes = Size * Mult; in parseCachePruningPolicy()
|
| /llvm-project/llvm/test/Transforms/LowerMatrixIntrinsics/ |
| H A D | remarks.ll | 95 …%Mult.matrix = call <4 x double> @llvm.matrix.multiply(<12 x double> %C.matrix, <12 x double> %D.m…
96 store <4 x double> %Mult.matrix, ptr %E, !dbg !34
|
| /llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 492 case ISD::SMUL_LOHI: return lowerMulDiv(Op, MipsISD::Mult, true, true, DAG); in performANDCombine()
494 case ISD::MULHS: return lowerMulDiv(Op, MipsISD::Mult, false, true, DAG); in performANDCombine()
496 case ISD::MUL: return lowerMulDiv(Op, MipsISD::Mult, true, false, DAG); in performANDCombine()
1312 SDValue Mult = DAG.getNode(NewOpc, DL, MVT::Untyped, in lowerDSPIntr()
1317 Lo = DAG.getNode(MipsISD::MFLO, DL, Ty, Mult); in lowerDSPIntr()
1319 Hi = DAG.getNode(MipsISD::MFHI, DL, Ty, Mult); in lowerDSPIntr()
1607 return lowerDSPIntr(Op, DAG, MipsISD::Mult); in lowerINTRINSIC_WO_CHAIN()
1268 SDValue Mult = DAG.getNode(NewOpc, DL, MVT::Untyped, lowerMulDiv() local
|
| H A D | MipsISelLowering.h | 132 // Mult nodes.
133 Mult, enumerator
|
| H A D | MipsISelLowering.cpp | 202 case MipsISD::Mult: return "MipsISD::Mult"; in getTargetNodeName()
1061 SDValue Mult = ROOTNode->getOperand(0).getOpcode() == ISD::MUL in performMADD_MSUBCombine()
1071 if (!Mult.hasOneUse()) in performMADD_MSUBCombine()
1079 SDValue MultLHS = Mult->getOperand(0);
1080 SDValue MultRHS = Mult->getOperand(1); in performSUBCombine()
1103 CurDAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Mult->getOperand(0)), in performADDCombine()
1104 CurDAG.getNode(ISD::TRUNCATE, DL, MVT::i32, Mult->getOperand(1)), ACCIn}; in performADDCombine()
1026 SDValue Mult = ROOTNode->getOperand(0).getOpcode() == ISD::MUL performMADD_MSUBCombine() local
|
| H A D | MipsInstrInfo.td | 103 // Mult nodes.
104 def MipsMult : SDNode<"MipsISD::Mult", SDT_MipsMultDiv>;
1682 class Mult<string opstr, InstrItinClass itin, RegisterOperand RO,
2342 def MULT : MMRel, Mult<"mult", II_MULT, GPR32Opnd, [HI0, LO0]>,
2344 def MULTu : MMRel, Mult<"multu", II_MULTU, GPR32Opnd, [HI0, LO0]>,
|
| H A D | MicroMipsInstrInfo.td | 764 def MULT_MM : MMRel, Mult<"mult", II_MULT, GPR32Opnd, [HI0, LO0]>,
766 def MULTu_MM : MMRel, Mult<"multu", II_MULTU, GPR32Opnd, [HI0, LO0]>,
|
| H A D | Mips64InstrInfo.td | 308 def DMULT : Mult<"dmult", II_DMULT, GPR64Opnd, [HI0_64, LO0_64]>,
310 def DMULTu : Mult<"dmultu", II_DMULTU, GPR64Opnd, [HI0_64, LO0_64]>,
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedA53.td | 48 def A53UnitFPMDS : ProcResource<1> { let BufferSize = 0; } // FP Mult/Div/Sqrt
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAGHVX.cpp | 333 PermNetwork(ArrayRef<ElemType> Ord, unsigned Mult = 1) {
343 Row.resize(Mult*Log, None); in PermNetwork()
|
| /llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 3394 const SCEV *Mult = getMulExpr(UDiv, RHS, SCEV::FlagNUW); in getURemExpr()
3395 return getMinusSCEV(LHS, Mult, SCEV::FlagNUW); in getURemExpr()
3416 const SCEV *Mult = getMulExpr(UDiv, RHS, SCEV::FlagNUW); getURemExpr() local
|
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 47533 __anon0268aba89f02(int Mult, int Shift, bool isAdd) combineMulSpecial() argument
[all...] |