| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2ITBlockPass.cpp | 65 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
134 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
184 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
200 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
223 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
241 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
|
| H A D | ARMLoadStoreOptimizer.cpp | 173 ARMCC::CondCodes Pred, unsigned PredReg);
177 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
183 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
487 ARMCC::CondCodes Pred, in UpdateBaseRegUses()
629 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
836 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
907 ARMCC::CondCodes Pred = getInstrPredicate(*First, PredReg); in MergeOpsUpdate()
1190 ARMCC::CondCodes Pred, Register PredReg) {
1222 ARMCC::CondCodes Pred, Register PredReg, int &Offset) {
1242 ARMCC::CondCodes Pre
[all...] |
| H A D | ARMBaseInstrInfo.h | 170 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
172 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
553 static inline std::array<MachineOperand, 2> predOps(ARMCC::CondCodes Pred, in getUndefInitOpcode()
795 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, Register &PredReg); in isSEHInstruction()
811 ARMCC::CondCodes Pred, Register PredReg,
818 ARMCC::CondCodes Pred, Register PredReg,
|
| H A D | ThumbRegisterInfo.h | 42 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
|
| H A D | ARMInstructionSelector.cpp | 54 ARMCC::CondCodes Cond, unsigned LHSReg, unsigned RHSReg,
393 static std::pair<ARMCC::CondCodes, ARMCC::CondCodes>
395 std::pair<ARMCC::CondCodes, ARMCC::CondCodes> Preds = {ARMCC::AL, ARMCC::AL}; in getComparePreds()
577 ARMCC::CondCodes Cond, in insertComparison()
|
| H A D | Thumb2InstrInfo.h | 82 ARMCC::CondCodes getITInstrPredicate(const MachineInstr &MI, Register &PredReg);
|
| H A D | MLxExpansionPass.cpp | 281 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NextOp).getImm(); in ExpandFPMLxInstruction()
|
| H A D | ThumbRegisterInfo.cpp | 63 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
83 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
104 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
|
| H A D | Thumb2SizeReduction.cpp | 185 bool is2Addr, ARMCC::CondCodes Pred,
329 bool is2Addr, ARMCC::CondCodes Pred,
802 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceTo2Addr()
894 ARMCC::CondCodes Pred = getInstrPredicate(*MI, PredReg); in ReduceToNarrow()
|
| H A D | ARMBaseRegisterInfo.cpp | 509 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
860 ARMCC::CondCodes Pred = (PIdx == -1) in eliminateFrameIndex()
861 ? ARMCC::AL : (ARMCC::CondCodes)MI.getOperand(PIdx).getImm(); in eliminateFrameIndex()
|
| H A D | ARMBaseInstrInfo.cpp | 216 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI.getOperand(NumOps - 1).getImm(); in convertToThreeAddress()
552 ARMCC::CondCodes CC = (ARMCC::CondCodes)(int)Cond[0].getImm(); in reverseBranchCondition()
596 CC += ARMCondCodeToString((ARMCC::CondCodes)Op.getImm()); in createMIROperandComment()
639 ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm(); in SubsumesPredicate()
640 ARMCC::CondCodes CC2 = (ARMCC::CondCodes)Pred2[0].getImm(); in SubsumesPredicate()
2249 ARMCC::CondCodes llv in getMatchingCondBranchOpcode()
[all...] |
| H A D | Thumb2InstrInfo.cpp | 74 ARMCC::CondCodes CC = getInstrPredicate(*Tail, PredReg); in ReplaceTailWithBranchTo()
315 ARMCC::CondCodes Pred, Register PredReg, in emitT2RegPlusImmediate()
788 ARMCC::CondCodes llvm::getITInstrPredicate(const MachineInstr &MI, in getITInstrPredicate()
|
| H A D | ARMBaseRegisterInfo.h | 138 int Val, ARMCC::CondCodes Pred = ARMCC::AL,
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 573 static ARMCC::CondCodes GetCondCode(MachineInstr &Instr) {
575 return ARMCC::CondCodes(Instr.getOperand(3).getImm()); in GetCondCode()
592 ARMCC::CondCodes ExpectedCode = GetCondCode(Cond); in IsVPNOTEquivalent()
|
| H A D | ARMBlockPlacement.cpp | 280 MIB.addImm(ARMCC::CondCodes::AL); in moveBasicBlock()
|
| /llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.h | 33 enum CondCodes { enum
71 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
72 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
73 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
|
| H A D | AVRInstrInfo.cpp | 192 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in loadRegFromStackSlot()
215 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getBrCond()
238 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getCondFromBranchOpc()
320 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
382 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
417 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in insertBranch()
470 AVRCC::CondCodes C in reverseBranchCondition()
[all...] |
| /llvm-project/llvm/lib/Target/ARM/Utils/ |
| H A D | ARMBaseInfo.h | 28 // The CondCodes constants map directly to the 4-bit encoding of the
30 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
71 inline static ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC) { in getSwappedCondition()
146 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
|
| /llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430InstrInfo.cpp | 131 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm());
214 MSP430CC::CondCodes BranchCode = in analyzeBranch()
215 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
237 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
|
| H A D | MSP430.h | 22 enum CondCodes { enum
|
| /llvm-project/llvm/lib/Target/Sparc/ |
| H A D | Sparc.h | 42 enum CondCodes {
106 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()
41 enum CondCodes { global() enum
|
| H A D | SparcInstrInfo.cpp | 82 static SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC) in isStoreToStackSlot()
394 SPCC::CondCodes CC = static_cast<SPCC::CondCodes>(Cond[1].getImm()); in reverseBranchCondition()
|
| /llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTX.h | 29 enum CondCodes {
28 enum CondCodes { global() enum
|
| /llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMInstPrinter.cpp | 1005 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printPredicateOperand()
1016 if ((ARMCC::CondCodes)MI->getOperand(OpNum).getImm() == ARMCC::HS) in printMandatoryRestrictedPredicateOperand()
1026 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryPredicateOperand()
1034 ARMCC::CondCodes CC = (ARMCC::CondCodes)MI->getOperand(OpNum).getImm(); in printMandatoryInvertedPredicateOperand()
|
| /llvm-project/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcInstPrinter.cpp | 213 O << SPARCCondCodeToString((SPCC::CondCodes)CC); in printCCOperand()
|