| /dpdk/drivers/net/sfc/ |
| H A D | sfc_tbls.c | 75 sfc_tbls_field_update(uint32_t in, uint16_t lbn, uint16_t width, uint32_t value) in sfc_tbls_field_update() argument 79 SFC_ASSERT(width <= SFC_TBLS_U32_BITS); in sfc_tbls_field_update() 81 if (width == SFC_TBLS_U32_BITS) in sfc_tbls_field_update() 84 mask = RTE_LEN2MASK(width, uint32_t); in sfc_tbls_field_update() 97 uint16_t lbn, uint16_t width, uint32_t value) in sfc_tbls_field_set_u32() argument 110 if (lbn + width <= SFC_TBLS_U32_BITS) { in sfc_tbls_field_set_u32() 111 *data = sfc_tbls_field_update(*data, lbn, width, value); in sfc_tbls_field_set_u32() 122 width + lbn - SFC_TBLS_U32_BITS, in sfc_tbls_field_set_u32() 129 uint16_t width, uint16_t value) in sfc_tbls_field_set_u16() argument 131 sfc_tbls_field_set_u32(data, data_size, lbn, width, value); in sfc_tbls_field_set_u16() [all …]
|
| H A D | sfc_tbls.h | 188 sfc_tbls_next_req_fields(uint32_t *data, uint16_t width) in sfc_tbls_next_req_fields() argument 190 return data + EFX_DIV_ROUND_UP(width, sizeof(*data) * CHAR_BIT); in sfc_tbls_next_req_fields() 206 uint16_t lbn, uint16_t width, uint32_t value); 221 uint16_t lbn, uint16_t width, uint16_t value); 236 uint16_t lbn, uint16_t width, uint8_t value); 251 uint16_t lbn, uint16_t width, const uint32_t *ip); 266 uint16_t lbn, uint16_t width, uint64_t value); 281 uint16_t lbn, uint16_t width, bool value);
|
| H A D | sfc_mae_ct.c | 27 desc->width, key->ip_proto); in sfc_mae_ct_key_to_mcdi_key() 31 desc->width, key->ether_type_le); in sfc_mae_ct_key_to_mcdi_key() 35 desc->width, key->src_port_le); in sfc_mae_ct_key_to_mcdi_key() 39 desc->width, key->dst_port_le); in sfc_mae_ct_key_to_mcdi_key() 43 desc->width, in sfc_mae_ct_key_to_mcdi_key() 48 desc->width, in sfc_mae_ct_key_to_mcdi_key() 79 desc->width, response->ct_mark); in sfc_mae_ct_response_to_mcdi_response() 83 desc->width, response->counter_id); in sfc_mae_ct_response_to_mcdi_response() 87 desc->width, response->nat.dir_is_dst); in sfc_mae_ct_response_to_mcdi_response() 91 desc->width, response->nat.ip_le); in sfc_mae_ct_response_to_mcdi_response() [all …]
|
| /dpdk/doc/guides/prog_guide/img/ |
| H A D | pdcp_functional_overview.svg | 1 …width="1280" height="720" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/x…
|
| H A D | rib_pic.svg | 1 <svg width="1280.324" height="563.481" viewBox="0 0 960.246 422.611" xml:space="preserve" color-int… 3 …width:.25}.st2{fill:#bfbfbf}.st3{fill:#00b0f0}.st4{marker-end:url(#mrkr4-16);stroke:#000;stroke-li… 6 …isible" style="fill:#000;fill-opacity:1;stroke:#000;stroke-opacity:1;stroke-width:.28409090909091"> 7 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use14" x="0" y="0" width="100%" height="100%… 10 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use17" x="0" y="0" width="100%" height="100%… 13 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use20" x="0" y="0" width="100%" height="100%… 15 …" style="fill:#eb94e0;fill-opacity:1;stroke:#eb94e0;stroke-opacity:1;stroke-width:.28409090909091"> 16 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use23" x="0" y="0" width="100%" height="100%… 111 …ker-end:url(#mrkr4-107);stroke:#00b0f0;stroke-linecap:round;stroke-linejoin:round;stroke-width:1"/>
|
| H A D | rib_internals.svg | 1 <svg width="1740.327" height="670.034" viewBox="0 0 1305.249 502.526" xml:space="preserve" color-in… 3 …width:.75}.st2,.st3{fill:#fee599;stroke:#c7c8c8;stroke-width:.25}.st3{fill:#bfbfbf}.st4{marker-end… 6 …isible" style="fill:#000;fill-opacity:1;stroke:#000;stroke-opacity:1;stroke-width:.28409090909091"> 7 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use745" x="0" y="0" width="100%" height="100…
|
| H A D | dir_24_8_alg.svg | 1 <svg width="945.881" height="658.889" viewBox="0 0 709.411 494.167" xml:space="preserve" color-inte… 3 …width:.749999}.st2{fill:#3c63ac;font-family:Calibri;font-size:1.16666em}.st3{marker-end:url(#mrkr4… 30 …" style="fill:#4672c4;fill-opacity:1;stroke:#4672c4;stroke-opacity:1;stroke-width:.28409061414099"> 31 …<use xlink:href="#lend4" transform="scale(-3.52)" id="use15" x="0" y="0" width="100%" height="100%…
|
| /dpdk/lib/ethdev/ |
| H A D | rte_dev_info.h | 22 uint32_t width; /**< Size of device register */ 21 uint32_t width; /**< Size of device register */ global() member
|
| H A D | rte_flow.h | 2141 * header. Each field is presented as set of bits with specified width, and 2561 uint32_t width; /* Compare width. */ 4143 uint32_t width; /**< Number of bits to use from a source field. */ 2569 uint32_t width; /* Compare width. */ global() member 4142 uint32_t width; /**< Number of bits to use from a source field. */ global() member
|
| /dpdk/lib/argparse/ |
| H A D | rte_argparse.c | 643 uint32_t width = 12; /* Default "-h, --help " len. */ 656 width = RTE_MAX(width, 1 + len + 2); /* start with 1 & end with 2 space. */ in calc_help_align() 659 return width; in calc_help_align() 663 show_oneline_help(const struct rte_argparse_arg *arg, uint32_t width) in calc_help_align() 672 for (i = len; i < width; i++) in show_oneline_help() 647 uint32_t width = 12; /* Default "-h, --help " len. */ calc_help_align() local 667 show_oneline_help(const struct rte_argparse_arg * arg,uint32_t width) show_oneline_help() argument
|
| /dpdk/drivers/net/nfp/nfpcore/ |
| H A D | nfp_target.c | 527 int width; in nfp_mask64() local 532 width = msb - lsb + 1; in nfp_mask64() 533 if (width <= 0) in nfp_mask64() 536 if (width == 64) in nfp_mask64() 539 if ((lsb + width) > 64) in nfp_mask64() 542 return (RTE_BIT64(width) - 1) << lsb; in nfp_mask64()
|
| /dpdk/app/test-crypto-perf/ |
| H A D | dpdk-graph-crypto-perf.py | 56 height=1400, width=2400) 70 width=2400) 89 buffer, height=1400, width=2400)
|
| /dpdk/drivers/common/sfc_efx/base/ |
| H A D | efx_mac.c | 720 unsigned int width; in efx_mac_stats_mask_add_range() local 741 width = high - low + 1; in efx_mac_stats_mask_add_range() 743 (width == EFX_MAC_STATS_MASK_BITS_PER_PAGE) ? in efx_mac_stats_mask_add_range() 744 (~0ULL) : (((1ULL << width) - 1) << (low - el_min)); in efx_mac_stats_mask_add_range()
|
| H A D | ef10_tlv_layout.h | 861 uint16_t width; /* Number of lanes */ member
|
| H A D | efx_table.c | 216 fields_descsp[i].width = in efx_table_desc_fields_get()
|
| /dpdk/lib/bpf/ |
| H A D | bpf_jit_arm64.c | 51 const unsigned int width = is64 ? 64 : 32; in check_immr_imms() local 53 if (immr >= width || imms >= width) in check_immr_imms() 551 const unsigned int width = is64 ? 64 : 32; in emit_lsl() local 554 immr = (width - imm) & (width - 1); in emit_lsl() 555 imms = width - 1 - imm; in emit_lsl()
|
| /dpdk/drivers/net/ena/base/ |
| H A D | ena_com.c | 1613 u32 width; in ena_com_get_dma_width() local 1620 width = ENA_FIELD_GET(caps, in ena_com_get_dma_width() 1624 ena_trc_dbg(ena_dev, "ENA dma width: %d\n", width); in ena_com_get_dma_width() 1626 if (unlikely(width < 32 || width > ENA_MAX_PHYS_ADDR_SIZE_BITS)) { in ena_com_get_dma_width() 1627 ena_trc_err(ena_dev, "DMA width illegal value: %d\n", width); in ena_com_get_dma_width() 1631 ena_dev->dma_addr_bits = width; in ena_com_get_dma_width() 1633 return width; in ena_com_get_dma_width()
|
| /dpdk/drivers/net/qede/ |
| H A D | qede_regs.c | 93 regs->width = sizeof(uint32_t); in qede_get_regs()
|
| /dpdk/examples/ethtool/lib/ |
| H A D | rte_ethtool.c | 85 return reg_info.length * reg_info.width; in rte_ethtool_get_regs_len()
|
| /dpdk/drivers/net/pfe/base/ |
| H A D | pfe.h | 363 void gemac_set_bus_width(void *base, int width);
|
| /dpdk/drivers/net/pfe/ |
| H A D | pfe_hal.c | 461 gemac_set_bus_width(__rte_unused void *base, __rte_unused int width) in gemac_set_bus_width() argument
|
| /dpdk/drivers/common/sfc_efx/ |
| H A D | efsys.h | 60 #error Unsigned 128-bit width integers support is required
|
| /dpdk/drivers/net/txgbe/ |
| H A D | txgbe_ethdev_vf.c | 1167 regs->width = sizeof(uint32_t); in txgbevf_get_regs()
|
| /dpdk/drivers/net/atlantic/ |
| H A D | atl_ethdev.c | 1504 regs->width = sizeof(u32); in atl_dev_get_regs()
|
| /dpdk/drivers/net/cxgbe/ |
| H A D | cxgbe_ethdev.c | 1472 regs->width = sizeof(uint32_t); in cxgbe_get_regs()
|