Home
last modified time | relevance | path

Searched +full:tegra124 +full:- +full:xusb (Results 1 – 21 of 21) sorted by relevance

/freebsd-src/sys/contrib/device-tree/Bindings/usb/
H A Dnvidia,tegra124-xusb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/nvidia,tegra124-xusb.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra124 xHCI controller
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
14 exposed by the Tegra XUSB pad controller.
20 - description: NVIDIA Tegra124
21 const: nvidia,tegra124-xusb
[all …]
H A Dnvidia,tegra124-xusb.txt5 the Tegra XUSB pad controller.
8 --------------------
9 - compatible: Must be:
10 - Tegra124: "nvidia,tegra124-xusb"
11 - Tegra132: "nvidia,tegra132-xusb", "nvidia,tegra124-xusb"
12 - Tegra210: "nvidia,tegra210-xusb"
13 - Tegra186: "nvidia,tegra186-xusb"
14 - reg: Must contain the base and length of the xHCI host registers, XUSB FPCI
15 registers and XUSB IPFS registers.
16 - reg-names: Must contain the following entries:
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/phy/
H A Dnvidia,tegra124-xusb-padctl.txt1 Device tree binding for NVIDIA Tegra XUSB pad controller
4 The Tegra XUSB pad controller manages a set of I/O lanes (with differential
11 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or
12 super-speed USB. Other lanes are for various types of low-speed, full-speed
13 or high-speed USB (such as UTMI, ULPI and HSIC). The XUSB pad controller
14 contains a software-configurable mux that sits between the I/O controller
17 In addition to per-lane configuration, USB 3.0 ports may require additional
18 settings on a per-board basis.
20 Pads will be represented as children of the top-level XUSB pad controller
23 PHY bindings, as described by the phy-bindings.txt file in this directory.
[all …]
H A Dnvidia,tegra124-xusb-padctl.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/phy/nvidia,tegra124-xusb-padctl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NVIDIA Tegra124 XUSB pad controller
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Jon Hunter <jonathanh@nvidia.com>
14 The Tegra XUSB pad controller manages a set of I/O lanes (with differential
21 Some of the lanes are high-speed lanes, which can be used for PCIe, SATA or
22 super-speed USB. Other lanes are for various types of low-speed, full-speed
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/pinctrl/
H A Dnvidia,tegra124-xusb-padctl.txt1 Device tree binding for NVIDIA Tegra XUSB pad controller
4 NOTE: It turns out that this binding isn't an accurate description of the XUSB
7 needed for USB. For the new binding, see ../phy/nvidia,tegra-xusb-padctl.txt.
10 The Tegra XUSB pad controller manages a set of lanes, each of which can be
14 This document defines the device-specific binding for the XUSB pad controller.
16 Refer to pinctrl-bindings.txt in this directory for generic information about
17 pin controller device tree bindings and ../phy/phy-bindings.txt for details on
21 --------------------
22 - compatible: For Tegra124, must contain "nvidia,tegra124-xusb-padctl".
23 Otherwise, must contain '"nvidia,<chip>-xusb-padctl",
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/ata/
H A Dnvidia,tegra124-ahci.txt4 - compatible : Must be one of:
5 - Tegra124 : "nvidia,tegra124-ahci"
6 - Tegra132 : "nvidia,tegra132-ahci", "nvidia,tegra124-ahci"
7 - Tegra210 : "nvidia,tegra210-ahci"
8 - reg : Should contain 2 entries:
9 - AHCI register set (SATA BAR5)
10 - SATA register set
11 - interrupts : Defines the interrupt used by SATA
12 - clocks : Must contain an entry for each entry in clock-names.
13 See ../clocks/clock-bindings.txt for details.
[all …]
/freebsd-src/sys/contrib/device-tree/src/arm64/nvidia/
H A Dtegra132.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/tegra124-car.h>
3 #include <dt-bindings/gpio/tegra-gpio.h>
4 #include <dt-bindings/memory/tegra124
[all...]
H A Dtegra210.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/tegra210-car.h>
3 #include <dt-bindings/gpio/tegra-gpio.h>
4 #include <dt-bindings/memory/tegra210-mc.h>
5 #include <dt-binding
[all...]
H A Dtegra132-norrin.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
9 compatible = "nvidia,norrin", "nvidia,tegra132", "nvidia,tegra124";
18 stdout-path = "serial0:115200n8";
30 vdd-supply = <&vdd_3v3_hdmi>;
31 pll-supply = <&vdd_hdmi_pll>;
32 hdmi-suppl
[all...]
/freebsd-src/sys/arm/conf/
H A DTEGRA1242 # Kernel configuration for NVIDIA Tegra124 based boards.
7 # https://docs.freebsd.org/en/books/handbook/kernelconfig/#kernelconfig-config
21 include "../nvidia/tegra124/std.tegra124"
23 ident TEGRA124
55 # General-purpose input/output
65 device uart # Multi-uart driver
74 device ahci # AHCI-compatible SATA controllers
86 device tegra124_xusb_fw # Tegra XUSB firmware
89 device umass # Disks/Mass storage - Require
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra124.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/clock/tegra124-car.h>
3 #include <dt-bindings/gpio/tegra-gpio.h>
4 #include <dt-bindings/memory/tegra124-mc.h>
5 #include <dt-bindings/pinctrl/pinctrl-tegra.h>
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/reset/tegra124-car.h>
8 #include <dt-bindings/thermal/tegra124-soctherm.h>
9 #include <dt-bindings/soc/tegra-pmc.h>
11 #include "tegra124-peripherals-opp.dtsi"
[all …]
H A Dtegra124-venice2.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
5 #include "tegra124.dtsi"
8 model = "NVIDIA Tegra124 Venice2";
9 compatible = "nvidia,venice2", "nvidia,tegra124";
18 stdout-path = "serial0:115200n8";
29 vdd-suppl
[all...]
H A Dtegra124-nyan.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/input/input.h>
3 #include <dt-bindings/thermal/thermal.h>
4 #include "tegra124.dtsi"
14 stdout-path = "serial0:115200n8";
20 * missing a unit-address. However, the bootloader on these Chromebook
22 * Adding the unit-address causes the bootloader to create a /memory
34 /delete-nod
[all...]
H A Dtegra124-jetson-tk1.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
5 #include "tegra124.dtsi"
7 #include "tegra124-jetson-tk1-emc.dtsi"
10 model = "NVIDIA Tegra124 Jetson TK1";
11 compatible = "nvidia,jetson-tk1", "nvidia,tegra124";
17 /* This order keeps the mapping DB9 connector <-> ttyS0 */
24 stdout-path = "serial0:115200n8";
34 avddio-pex-supply = <&vdd_1v05_run>;
[all …]
H A Dtegra124-apalis-v1.2.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
3 * Copyright 2016-2018 Toradex AG
6 #include "tegra124.dtsi"
7 #include "tegra124-apalis-emc.dtsi"
21 avddio-pex-supply = <&reg_1v05_vdd>;
22 avdd-pex-pll-supply = <&reg_1v05_vdd>;
23 avdd-pll-erefe-supply = <&reg_1v05_avdd>;
24 dvddio-pex-supply = <&reg_1v05_vdd>;
25 hvdd-pex-pll-e-supply = <&reg_module_3v3>;
26 hvdd-pex-supply = <&reg_module_3v3>;
[all …]
H A Dtegra124-apalis.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR X11
3 * Copyright 2016-2019 Toradex AG
6 #include "tegra124.dtsi"
7 #include "tegra124-apalis-emc.dtsi"
20 avddio-pex-supply = <&reg_1v05_vdd>;
21 avdd-pex-pll-supply = <&reg_1v05_vdd>;
22 avdd-pll-erefe-supply = <&reg_1v05_avdd>;
23 dvddio-pex-supply = <&reg_1v05_vdd>;
24 hvdd-pex-pll-e-supply = <&reg_module_3v3>;
25 hvdd-pex-supply = <&reg_module_3v3>;
[all …]
/freebsd-src/sys/dts/arm/
H A Dtegra124-jetson-tk1-fbsd.dts1 /*-
6 * Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)
31 #include "nvidia/tegra124-jetson-tk1.dts"
44 freebsd,clock-xusb-gate = <&tegra_car 143>;
/freebsd-src/sys/arm/nvidia/
H A Dtegra_xhci.c1 /*-
211 #define IPFS_WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res_ipfs, (_r), (_v))
212 #define IPFS_RD4(_sc, _r) bus_read_4((_sc)->mem_res_ipfs, (_r))
213 #define FPCI_WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res_fpci, (_r), (_v))
214 #define FPCI_RD4(_sc, _r) bus_read_4((_sc)->mem_res_fpci, (_r))
216 #define LOCK(_sc) mtx_lock(&(_sc)->mtx)
217 #define UNLOCK(_sc) mtx_unlock(&(_sc)->mtx)
219 mtx_sleep(sc, &sc->mtx, 0, "tegra_xhci", timeout);
221 mtx_init(&_sc->mtx, device_get_nameunit(_sc->de
[all...]
/freebsd-src/sys/arm/nvidia/tegra124/
H A Dtegra124_car.c1 /*-
50 #include <dt-bindings/clock/tegra124-car.h>
57 {"nvidia,tegra124-car", 1},
219 /* XUSB */
319 /* tegra124 only*/
332 rv = clknode_div_register(sc->clkdom, clks + i); in init_divs()
344 rv = clknode_gate_register(sc->clkdom, clks + i); in init_gates()
356 rv = clknode_mux_register(sc->clkdom, clks + i); in init_muxes()
370 CLKDEV_READ_4(sc->dev, OSC_CTRL, &val); in init_fixeds()
375 rv = clknode_fixed_register(sc->clkdom, &fixed_clk_m); in init_fixeds()
[all …]
H A Dtegra124_xusbpadctl.c1 /*-
49 #include <dt-bindings/pinctrl/pinctrl-tegra-xusb.h>
170 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v))
171 #define RD4(_sc, _r) bus_read_4((_sc)->mem_res, (_r))
190 {"nvidia,tegra124-xusb-padctl", 1},
223 .name = n "-" #p, \
239 /* Pads - a group of lannes. */
284 static char *otg_mux[] = {"snps", "xusb", "uart", "rsvd"};
285 static char *usb_mux[] = {"snps", "xusb"};
286 static char *pci_mux[] = {"pcie", "usb3-ss", "sata", "rsvd"};
[all …]
H A Dtegra124_clk_per.c1 /*-
38 #include <dt-bindings/clock/tegra124-car.h>
45 #error "TEGRA124_CLK_XUSB_GATE is now defined, revisit XUSB code!"
213 /* bank L -> 0-31 */
241 /* bank H -> 32-63 */
270 /* bank U -> 64-95 */
299 /* bank V -> 96-127 */
325 /* bank W -> 128-159*/
354 /* bank X -> 160-191*/
553 if (sc->flags & DCF_HAVE_ENA) in periph_init()
[all …]