Home
last modified time | relevance | path

Searched +full:no +full:- +full:unaligned +full:- +full:direct +full:- +full:access (Results 1 – 25 of 130) sorted by relevance

123456

/freebsd-src/sys/contrib/device-tree/Bindings/mtd/
H A Dmtd-physmap.txt1 CFI or JEDEC memory-mapped NOR flash, MTD-RAM (NVRAM...)
6 - compatible : should contain the specific model of mtd chip(s)
7 used, if known, followed by either "cfi-flash", "jedec-flash",
8 "mtd-ram" or "mtd-rom".
9 - reg : Address range(s) of the mtd chip(s)
11 non-identical chips can be described in one node.
12 - bank-width : Width (in bytes) of the bank. Equal to the
14 - device-width : (optional) Width of a single mtd chip. If
15 omitted, assumed to be equal to 'bank-width'.
16 - #address-cells, #size-cells : Must be present if the device has
[all …]
H A Dmtd-physmap.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mtd/mtd-physmap.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: CFI or JEDEC memory-mapped NOR flash, MTD-RAM (NVRAM...)
10 - Rob Herring <robh@kernel.org>
17 - $ref: mtd.yaml#
18 - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml#
23 - items:
24 - enum:
[all …]
/freebsd-src/contrib/netbsd-tests/lib/libc/gen/
H A Dt_siginfo.c3 /*-
19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
20 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29 #include <atf-c.h>
77 printf("si_signo=%d\n", info->si_signo); in sig_debug()
78 printf("si_errno=%d\n", info->si_errno); in sig_debug()
79 printf("si_code=%d\n", info->si_code); in sig_debug()
80 printf("si_value.sival_int=%d\n", info->si_value.sival_int); in sig_debug()
83 printf("uc_flags 0x%x\n", ctx->uc_flags); in sig_debug()
84 printf("uc_link %p\n", ctx->uc_link); in sig_debug()
[all …]
/freebsd-src/sys/contrib/zstd/lib/common/
H A Dmem.h5 * This source code is licensed under both the BSD-style license (found in the
8 * You may select, at your option, one of the above-listed licenses.
18 /*-****************************************
27 /*-****************************************
44 /*-**************************************************************
65 # error "this implementation requires char to be exactly 8-bit type"
71 # error "this implementation requires short to be exactly 16-bit type"
76 # error "this implementation requires int to be exactly 32-bit type"
80 /* note : there are no limits defined for long long type in C90.
87 /*-**************************************************************
[all …]
H A Dxxhash.h2 * xxHash - Fast Hash algorithm
6 * - xxHash homepage: http://www.xxhash.com
7 * - xxHash source repository : https://github.com/Cyan4973/xxHash
9 * This source code is licensed under both the BSD-style license (found in the
12 * You may select, at your option, one of the above-listed licenses.
49 MD5-32 0.33 GB/s 10 Ronald L. Rivest
50 SHA1-32 0.28 GB/s 10
57 Other speed-oriented implementations can be faster,
59 https://fastcompression.blogspot.com/2019/03/presenting-xxh3.html?showComment=1552696407071#c349009…
61 A 64-bit version, named XXH64, is available since r35.
[all …]
/freebsd-src/sys/contrib/device-tree/src/powerpc/
H A Do2d.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
12 gpio-controller;
13 fsl,has-wdt;
14 fsl,wdt-on-boot = <0>;
16 &gpt1 { gpio-controller; };
33 compatible = "fsl,mpc5200b-psc-spi","fsl,mpc5200-psc-spi";
34 #address-cells = <1>;
35 #size-cells = <0>;
36 cell-index = <0>;
48 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
[all …]
/freebsd-src/sys/arm/include/
H A Dparam.h1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
30 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
31 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
49 #define STACKALIGNBYTES (8 - 1)
79 * armv4 and v5 require alignment to the type's size. armv6 requires 8-byte
81 * armv7 requires that an 8-byt
[all...]
H A Darmreg.h3 /*-
4 * SPDX-License-Identifier: BSD-4-Clause
7 * Copyright (c) 1994-1996 Mark Brinicombe.
31 * IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
69 /* The high-order byte is always the implementor */
88 /* On recent ARMs this byte holds the architecture and variant (sub-model) */
119 #define CPU_ID_ARM940T 0x41029400 /* XXX no MMU */
120 #define CPU_ID_ARM946ES 0x41049460 /* XXX no MMU */
121 #define CPU_ID_ARM966ES 0x41049660 /* XXX no MMU */
122 #define CPU_ID_ARM966ESR1 0x41059660 /* XXX no MMU */
[all …]
/freebsd-src/lib/libc/string/
H A Dstrlen.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * Portable strlen() for 32-bit and 64-bit systems.
37 * ((x - 0x01....01) & ~x & 0x80....80)
39 * would evaluate to a non-zero value iff any of the bytes in the
61 #define LONGPTR_MASK (sizeof(long) - 1)
70 return (p - str + x); \
81 * Before trying the hard (unaligned byte-by-byte access) way in strlen()
[all …]
/freebsd-src/sys/libkern/
H A Dstrlen.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
33 * Portable strlen() for 32-bit and 64-bit systems.
37 * ((x - 0x01....01) & ~x & 0x80....80)
39 * would evaluate to a non-zero value iff any of the bytes in the
61 #define LONGPTR_MASK (sizeof(long) - 1)
70 return (p - str + x); \
81 * Before trying the hard (unaligned byte-by-byte access) way in size_t()
[all …]
/freebsd-src/sys/contrib/openzfs/module/zstd/lib/common/
H A Dxxhash.c2 * xxHash - Fast Hash algorithm
3 * Copyright (c) 2012-2020, Yann Collet, Facebook, Inc.
6 * - xxHash homepage: http://www.xxhash.com
7 * - xxHash source repository : https://github.com/Cyan4973/xxHash
9 * This source code is licensed under both the BSD-style license (found in the
12 * You may select, at your option, one of the above-listed licenses.
20 * By default, access to unaligned memory is controlled by `memcpy()`, which is safe and portable.
21 * Unfortunately, on some target/compiler combinations, the generated assembly is sub-optimal.
22 * The below switch allow to select different access method for improved performance.
26 * Method 2 : direct access. This method doesn't depend on compiler but violate C standard.
[all …]
H A Dmem.h2 * Copyright (c) 2016-2020, Yann Collet, Facebook, Inc.
5 * This source code is licensed under both the BSD-style license (found in the
8 * You may select, at your option, one of the above-listed licenses.
18 /*-****************************************
25 /*-****************************************
43 # define __has_builtin(x) 0 /* compat. with non-clang compilers */
73 memory range, or -1 if the whole range is good. */
93 * unpoisoned. This function is not guaranteed to poison the entire region -
97 * \note This function is not thread-safe because no two threads can poison or
109 * This function could unpoison a super-region of <c>[addr, addr+size)</c> due
[all …]
/freebsd-src/sys/dev/altera/sdcard/
H A Daltera_sdcard_io.c
/freebsd-src/share/man/man4/
H A Drl.415 .\" 4. Neither the name of the author nor the names of any co-contributors
22 .\" ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
23 .\" BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
60 descriptor-based data transfer mechanism.
71 PHY which is controlled through special direct access registers
85 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
100 .Ar full-duplex
102 .Ar half-duplex
[all …]
/freebsd-src/sys/dev/mlx5/mlx5_ib/
H A Dmlx5_ib_mem.c1 /*-
2 * Copyright (c) 2013-2020, Mellanox Technologies, Ltd. All rights reserved.
16 * ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
17 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
36 * @max_page_shift: high limit for page_shift - 0 means no limit
59 m = min_t(unsigned long, max_page_shift - PAGE_SHIFT, m); in mlx5_ib_cont_pages()
61 for_each_sg(umem->sg_head.sgl, sg, umem->nmap, entry) { in mlx5_ib_cont_pages()
66 * base are unaligned updat in mlx5_ib_cont_pages()
[all...]
/freebsd-src/stand/libsa/
H A Dsmbios.c1 /*-
2 * Copyright (c) 2005-2009 Jung-uk Kim <jkim@FreeBSD.org>
17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 /* Only enable 64-bit entry point if it makes sense */
54 * 5.2.1 SMBIOS 2.1 (32-bit) Entry Point
56 * "On non-UEFI systems, the 32-bit SMBIOS Entry Point structure, can be
57 * located by application software by searching for the anchor-string on
58 * paragraph (16-byte) boundaries within the physical memory address
62 * On UEFI-based systems, the SMBIOS Entry Point structure can be located by
[all …]
/freebsd-src/contrib/libarchive/libarchive/
H A Dxxhash.c2 xxHash - Fast Hash algorithm
3 Copyright (C) 2012-2014, Yann Collet.
4 BSD 2-Clause License (http://www.opensource.org/licenses/bsd-license.php)
20 A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30 - xxHash source repository : http://code.google.com/p/xxhash/
44 /* Unaligned memory access is automatically enabled for "common" CPU, such as x86.
45 …U, the compiler will be more cautious, and insert extra code to ensure aligned access is respected.
46 ** If you know your target CPU supports unaligned memory access, you want to force this option manu…
54 ** If the input pointer is a null pointer, xxHash default behavior is to trigger a memory access er…
[all …]
/freebsd-src/sys/arm64/arm64/
H A Dcopyinout.S1 /*-
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
20 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
110 cbz w4, 2f /* Break when NUL-terminated */
111 sub x2, x2, #1 /* len-- */
121 cmp w4, #0 /* Check if we saved the NUL-terminator */
129 * x0 - src pointer
130 * x1 - dst pointer
131 * x2 - size
132 * lr - the return address, so jump here instead of calling
[all …]
/freebsd-src/sys/powerpc/include/
H A Dtrap.h1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
25 * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
49 #define EXC_FPU 0x0800 /* Floating-point Unavailable */
53 #define EXC_FPA 0x0e00 /* Floating-point Assist */
101 #define EXC_VECAST_E 0x2f20 /* Altivec Assist (Book-E) */
102 #define EXC_SPFPD 0x2f30 /* SPE Floating-point Data */
103 #define EXC_SPFPR 0x2f40 /* SPE Floating-point Round */
117 * information to recover from the unaligned access without needing to
/freebsd-src/sys/dev/aic7xxx/
H A Daic79xx_osm.h1 /*-
5 * Copyright (c) 1994-2001 Justin T. Gibbs.
6 * Copyright (c) 2001-2002 Adaptec Inc.
24 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
25 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
78 (ahd->our_id)
80 (ahd->platform_data->path)
86 ((ahd)->platform_data->sim)
89 #define offsetof(type, member) ((size_t)(&((type *)0)->member))
99 * transfer is as fragmented as possible and unaligned, this turns out to
[all …]
/freebsd-src/sys/crypto/siphash/
H A Dsiphash.c1 /*-
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
31 * SipHash is a family of PRFs SipHash-c-d where the integer parameters c and d
34 * function is called SipRound. Given a 128-bit key k and a (possibly empty)
35 * byte string m, SipHash-c-d returns a 64-bit value SipHash-
[all...]
/freebsd-src/sys/dev/gem/
H A Dif_gemreg.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
40 /* Note: Reading the status reg clears bits 0-6. */
69 * Bits 0-6 auto-clear when read.
78 #define GEM_INTR_PCS 0x00002000 /* Physical Code Sub-layer */
99 #define GEM_PCI_ERR_STAT_BADACK 0x00000001 /* No ACK64# */
106 #define GEM_PCI_BIF_CNF_HOST_64 0x00000002 /* 64-bit host */
107 #define GEM_PCI_BIF_CNF_B64D_DS 0x00000004 /* no 64-bit data cycle */
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86Subtarget.cpp1 //===-- X86Subtarget.cpp - X86 Subtarget Information -------
[all...]
/freebsd-src/contrib/netbsd-tests/lib/libc/db/
H A Dt_db.sh18 # PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
19 # BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
40 if [ -f /usr/share/dict/words ]; then
42 elif [ -f /usr/dict/words ]; then
45 atf_fail "no dictionary found"
77 atf_check -o file:exp "$(prog_db)" btree in
106 atf_check -o file:exp "$(prog_db)" hash in
133 atf_check -o file:exp "$(prog_db)" recno in
164 atf_check -o file:exp "$(prog_db)" btree in
195 atf_check -o file:exp "$(prog_db)" hash in
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/DebugInfo/LogicalView/Core/
H A DLVElement.cpp1 //===-- LVElement.cpp -----------------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
31 return ElementType && ElementType->getIsType() in getTypeAsType()
37 return ElementType && ElementType->getIsScope() in getTypeAsScope()
44 if (!Element->isTemplateParam()) { in setGenericType()
50 if (Element->getIsKindType()) in setGenericType()
51 setType(Element->getTypeAsType()); in setGenericType()
52 else if (Element->getIsKindScope()) in setGenericType()
[all …]

123456