Home
last modified time | relevance | path

Searched +full:mmu +full:- +full:type (Results 1 – 25 of 103) sorted by relevance

12345

/freebsd-src/sys/contrib/device-tree/src/riscv/sophgo/
H A Dsg2042-cpus.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #address-cells = <1>;
9 #size-cells = <0>;
10 timebase-frequency = <50000000>;
12 cpu-map {
260 riscv,isa-base = "rv64i";
261 riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
265 i-cache-block-size = <64>;
266 i-cache-size = <65536>;
267 i-cache-sets = <512>;
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/kendryte/
H A Dk210.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/k210-clk.h>
10 * Although the K210 is a 64-bit CPU, the address bus is only 32-bits
13 #address-cells = <1>;
14 #size-cells = <1>;
22 * The K210 has an sv39 MMU following the priviledge specification v1.9.
23 * Since this is a non-ratified draft specification, the kernel does not
24 * support it and the K210 support enabled only for the !MMU case.
25 * Be consistent with this by setting the CPUs MMU type to "none".
28 #address-cells = <1>;
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/riscv/
H A Dcpus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V CPUs
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palme
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/iommu/
H A Darm,smmu.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ARM System MMU Architecture Implementation
10 - Wil
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2018-2019 SiFive, Inc */
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu540-prci.h>
9 #address-cells = <2>;
10 #size-cells = <2>;
11 compatible = "sifive,fu540-c000", "sifive,fu540";
23 #address-cells = <1>;
24 #size-cells = <0>;
28 i-cache-block-size = <64>;
[all …]
H A Dfu740-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu740-prci.h>
9 #address-cells = <2>;
10 #size-cells = <2>;
11 compatible = "sifive,fu740-c000", "sifive,fu740";
23 #address-cells = <1>;
24 #size-cells = <0>;
28 i-cache-block-size = <64>;
29 i-cache-sets = <128>;
[all …]
/freebsd-src/sys/contrib/device-tree/Bindings/gpu/
H A Darm,mali-midgard.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/gpu/arm,mali-midgard.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
14 pattern: '^gpu@[a-f0-9]+$'
17 - items:
18 - enum:
19 - samsung,exynos5250-mali
20 - const: arm,mali-t604
[all …]
H A Darm,mali-utgard.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/gpu/arm,mali-utgard.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
11 - Maxime Ripard <mripard@kernel.org>
12 - Heiko Stuebner <heiko@sntech.de>
16 pattern: '^gpu@[a-f0-9]+$'
19 - items:
20 - const: allwinner,sun8i-a23-mali
[all …]
/freebsd-src/sys/arm/arm/
H A Dlocore.S1 /*-
2 * Copyright 2004-2014 Olivier Houchard <cognet@FreeBSD.org>
3 * Copyright 2012-2014 Ian Lepore <ian@FreeBSD.org>
4 * Copyright 2013-2014 Andrew Turner <andrew@FreeBSD.org>
51 /* A small statically-allocated stack used only during initarm() and AP startup. */
82 mov r0, -1 ;\
89 * r0 - metadata pointer or 0
90 * r1 - if (r0 == 0) then metadata pointer
92 * r0 - 0
93 * r1 - machin
[all...]
/freebsd-src/sys/riscv/riscv/
H A Didentcpu.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2015-2016 Ruslan Bukin <br@bsdpad.com>
11 * FA8750-10-C-0237 ("CTSRD"), as part of the DARPA CRASH research programme.
75 /* Supervisor-mod
308 char mmu[16]; parse_mmu_fdt() local
[all...]
/freebsd-src/sys/arm/include/
H A Dpte.h1 /*-
53 #define NMRR_WT 2 /* Write Through, Non-Write Allocate */
54 #define NMRR_WB 3 /* Write Back, Non-Write Allocate */
58 * The ARM MMU is capable of mapping memory in the following chunks:
84 /* ARMv6 super-sections. */
86 #define L1_SUP_OFFSET (L1_SUP_SIZE - 1)
91 #define L1_S_OFFSET (L1_S_SIZE - 1)
96 #define L2_L_OFFSET (L2_L_SIZE - 1)
101 #define L2_S_OFFSET (L2_S_SIZE - 1)
106 * ARM MMU L1 Descriptors
[all …]
H A Darmreg.h3 /*-
4 * SPDX-License-Identifier: BSD-4-Clause
7 * Copyright (c) 1994-1996 Mark Brinicombe.
69 /* The high-order byte is always the implementor */
88 /* On recent ARMs this byte holds the architecture and variant (sub-model) */
119 #define CPU_ID_ARM940T 0x41029400 /* XXX no MMU */
120 #define CPU_ID_ARM946ES 0x41049460 /* XXX no MMU */
121 #define CPU_ID_ARM966ES 0x41049660 /* XXX no MMU */
122 #define CPU_ID_ARM966ESR1 0x41059660 /* XXX no MMU */
145 /* XXX: Cortex-A12 is the old name for this part, it has been renamed the A17 */
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/canaan/
H A Dk210.dtsi1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-20 Sean Anderson <seanga2@gmail.com>
6 #include <dt-bindings/clock/k210-clk.h>
7 #include <dt-bindings/pinctrl/k210-fpioa.h>
8 #include <dt-bindings/reset/k210-rs
[all...]
/freebsd-src/share/man/man8/
H A Dcrash.844 .Bl -diag -offset indent
56 will then resume multi-user operations.
62 the error, or a two-word description of the inconsistency.
73 .Bl -diag -compact
93 or type of
116 .\" .It "trap type %d, code = %x, v = %x"
118 .\" .Bl -column xxxx -offset indent
127 .\" 8 MMU fault
135 .\" The favorite trap type in system crashes is trap type 8,
138 .\" MMU
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/thead/
H A Dth1520.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/clock/thead,th1520-clk-ap.h>
12 #address-cells = <2>;
13 #size-cell
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/microchip/
H A Dmicrochip-mpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
6 #include "microchip-mpfs-fabric.dtsi"
9 #address-cells = <2>;
10 #size-cells = <2>;
15 #address-cells = <1>;
16 #size-cells = <0>;
21 i-cache-block-size = <64>;
[all …]
H A Dmpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
8 #address-cells = <2>;
9 #size-cells = <2>;
14 #address-cell
[all...]
/freebsd-src/sys/contrib/device-tree/src/arm64/arm/
H A Djuno-base.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include "juno-clocks.dtsi"
3 #include "juno-motherboard.dtsi"
11 compatible = "arm,armv7-timer-mem";
13 clock-frequency = <50000000>;
14 #address-cells = <1>;
15 #size-cell
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/starfive/
H A Djh7100.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include <dt-bindings/clock/starfive-jh7100.h>
9 #include <dt-bindings/reset/starfive-jh7100.h>
13 #address-cells = <2>;
14 #size-cell
[all...]
/freebsd-src/sys/powerpc/include/
H A Dspr.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
43 /* The following routines allow manipulation of the full 64-bit width
88 * architectures the SPR is valid on - 4 for 4xx series,
95 #define SPR_RTCU_R 0x004 /* .6. 601 RTC Upper - Read */
96 #define SPR_RTCL_R 0x005 /* .6. 601 RTC Lower - Read */
101 #define DSISR_DIRECT 0x80000000 /* Direct-stor
[all...]
/freebsd-src/sys/contrib/device-tree/src/powerpc/fsl/
H A De500v1_power_isa.dtsi37 power-isa-version = "2.03";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-e.le; // Embedded.Little-Endian
43 power-isa-e.pm; // Embedded.Performance Monitor
44 power-isa-ecl; // Embedded Cache Locking
45 power-isa-mmc; // Memory Coherence
46 power-isa-sp; // Signal Processing Engine
[all …]
H A De500v2_power_isa.dtsi37 power-isa-version = "2.03";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-e.le; // Embedded.Little-Endian
43 power-isa-e.pm; // Embedded.Performance Monitor
44 power-isa-ecl; // Embedded Cache Locking
45 power-isa-mmc; // Memory Coherence
46 power-isa-sp; // Signal Processing Engine
[all …]
H A De5500_power_isa.dtsi37 power-isa-version = "2.06";
38 power-isa-b; // Base
39 power-isa-e; // Embedded
40 power-isa-atb; // Alternate Time Base
41 power-isa-cs; // Cache Specification
42 power-isa-ds; // Decorated Storage
43 power-isa-e.ed; // Embedded.Enhanced Debug
44 power-isa-e.pd; // Embedded.External PID
45 power-isa-e.hv; // Embedded.Hypervisor
46 power-isa-e.le; // Embedded.Little-Endian
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/renesas/
H A Dr9a07g043f.dtsi1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
8 #include <dt-bindings/interrupt-controller/irq.h>
16 #address-cells = <1>;
17 #size-cell
[all...]
/freebsd-src/contrib/llvm-project/lld/MachO/
H A DICF.cpp1 //===- ICF.cpp ---------
[all...]

12345