Home
last modified time | relevance | path

Searched full:uarts (Results 1 – 25 of 46) sorted by relevance

12

/freebsd-src/sys/contrib/device-tree/Bindings/serial/
H A Dmtk-uart.txt5 * "mediatek,mt2701-uart" for MT2701 compatible UARTS
6 * "mediatek,mt2712-uart" for MT2712 compatible UARTS
7 * "mediatek,mt6580-uart" for MT6580 compatible UARTS
8 * "mediatek,mt6582-uart" for MT6582 compatible UARTS
9 * "mediatek,mt6589-uart" for MT6589 compatible UARTS
10 * "mediatek,mt6755-uart" for MT6755 compatible UARTS
11 * "mediatek,mt6765-uart" for MT6765 compatible UARTS
12 * "mediatek,mt6779-uart" for MT6779 compatible UARTS
13 * "mediatek,mt6795-uart" for MT6795 compatible UARTS
14 * "mediatek,mt6797-uart" for MT6797 compatible UARTS
[all …]
H A Dvt8500-uart.txt15 Aliases may be defined to ensure the correct ordering of the uarts.
H A D8250_omap.yaml7 title: 8250 compliant UARTs on TI's OMAP2+ and K3 SoCs
H A Dqcom,msm-uartdm.txt36 Note: Aliases may be defined to ensure the correct ordering of the UARTs.
H A Dqcom,msm-uartdm.yaml20 Note:: Aliases may be defined to ensure the correct ordering of the UARTs.
H A Dserial.yaml14 This document lists a set of generic properties for describing UARTs in a
/freebsd-src/sys/contrib/device-tree/Bindings/soc/aspeed/
H A Duart-routing.yaml17 the built-in UARTS and physical serial I/O ports.
20 This can be used to enable Host <-> BMC communication via UARTs, e.g. to
24 which owns the system configuration policy, to configure how UARTs and
/freebsd-src/share/man/man4/
H A Duart.471 device driver provides support for various classes of UARTs implementing the
118 UARTs to be used for serial communications.
121 System devices are UARTs that have a special purpose by way of hardware
123 For example, Sun UltraSparc machines use UARTs as their keyboard interface.
142 driver supports the following classes of UARTs:
147 the 16950 UARTs.
291 DesignWare-based UARTs need this due to a design flaw in the UART.
308 Has no effect on UARTs with only one channel.
H A Dbhnd_chipc.461 including device identification, UARTs, CFI and SPI flash, One-time Programmable
H A Dumcs.457 16550-compatible UARTs and very flexible baud generators.
/freebsd-src/sys/dev/puc/
H A Dpucdata.c1138 * driver initializes the UARTs.
1251 "Oxford Semiconductor OX16PCI954 UARTs",
1276 "Oxford Semiconductor OX16PCI954 UARTs",
1282 "Oxford Semiconductor OX9160/OX16PCI954 UARTs (function 1)",
1288 "Oxford Semiconductor OX16PCI952 UARTs",
1294 "Oxford Semiconductor OX16PCI958 UARTs", in puc_config_advantech()
1358 "Oxford Semiconductor OXPCIe952 UARTs", in puc_config_advantech()
1365 "Oxford Semiconductor OXPCIe952 UARTs", in puc_config_advantech()
1372 "Oxford Semiconductor OXPCIe952 UARTs (function 1)", in puc_config_advantech()
1379 "Oxford Semiconductor OXPCIe954 UARTs", in puc_config_amc()
[all...]
/freebsd-src/sys/dev/bhnd/cores/chipc/
H A Dchipc.h60 uint8_t num_uarts; /**< Number of attached UARTS (1-3) */
63 uint8_t uart_gpio; /**< UARTs own GPIO pins 12-15 */
/freebsd-src/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dbrcm,bcm7120-l2-intc.txt14 controller, in particular for UARTs
72 have a mux gate, typically UARTs. Setting these bits will make their
H A Dbrcm,bcm7120-l2-intc.yaml24 controller, in particular for UARTs
116 typically UARTs. Setting these bits will make their respective interrupt
/freebsd-src/sys/dev/uart/
H A Duart_dev_ns8250.c215 * UARTs. The HP rx2600 for example has 3 UARTs on the in ns8250_drain()
242 * We can only flush UARTs with FIFOs. UARTs without FIFOs should be in ns8250_flush()
261 * Detect and work around emulated UARTs which don't implement the in ns8250_flush()
370 * UARTs split the receive time-out interrupt bit out separately as in ns8250_init()
H A Duart_cpu_x86.c79 * covers the ISA legacy where 4 UARTs had their resources in uart_cpu_getdev()
/freebsd-src/sys/contrib/device-tree/Bindings/pinctrl/
H A Dstarfive,jh7110-sys-pinctrl.yaml16 includes a number of other UARTs, I2Cs, SPIs, PWMs etc.
/freebsd-src/usr.bin/tip/tip/
H A Dremote39 # better UARTs typically have no issues with the higher speeds.
/freebsd-src/sys/dev/altera/jtag_uart/
H A Daltera_jtag_uart_nexus.c
H A Daltera_jtag_uart_fdt.c
H A Daltera_jtag_uart_tty.c
/freebsd-src/sys/contrib/device-tree/src/powerpc/
H A DkuroboxHG.dts56 soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */
H A DkuroboxHD.dts56 soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */
/freebsd-src/sys/contrib/device-tree/Bindings/bus/
H A Dnvidia,tegra20-gmi.txt5 synchronous/asynchronous NOR, FPGA, UARTS and more.
/freebsd-src/sys/contrib/device-tree/Bindings/mfd/
H A Daspeed-lpc.yaml100 The UARTs present in the ASPEED SoC can have their resets tied to the reset

12