Home
last modified time | relevance | path

Searched +full:1 +full:- +full:1 (Results 1 – 25 of 1804) sorted by relevance

12345678910>>...73

/freebsd-src/contrib/netbsd-tests/lib/libc/time/
H A Dt_strptime.c3 /*-
13 * 1. Redistributions of source code must retain the above copyright
41 #include <atf-c.h>
48 struct tm tm = { -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, NULL }; in h_pass()
91 struct tm tm = { -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, NULL }; in h_fail()
111 { "EST", -18000 },
112 { "EDT", -14400 },
113 { "CST", -21600 },
114 { "CDT", -18000 },
115 { "MST", -25200 },
[all …]
/freebsd-src/contrib/byacc/test/btyacc/
H A Dcode_calc.tab.c5 const YYINT calc_lhs[] = { -1,
6 0, 0, 0, 1, 1, 2, 2, 2, 2, 2,
10 0, 3, 3, 1, 3, 3, 3, 3, 3, 3,
11 3, 3, 3, 2, 1, 1, 1, 2,
13 const YYINT calc_defred[] = { 1,
27 const YYINT calc_dgoto[] = { 1,
31 -40, -7, 0, -55, -38, -38, 1, -29, -247, 0,
32 -38, 0, 0, 22, 0, -38, -38, -38, -38, -38,
33 -38, -38, 0, -29, 0, 51, 60, -20, -20, 0,
37 0, 0, 0, 2, 0, 0, 0, 9, -9, 0,
[all …]
H A Dgrammar.tab.c5 #define YYBYACC 1
10 #define YYEMPTY (-1)
14 #define YYENOMEM (-2)
135 #define OPT_LINTLIBRARY 1
138 #define TRUE (1)
147 #define TEXT_LEN (MAX_TEXT_SIZE / 2 - 3)
151 #define PROTO_ANSI_LLIB -2 /* form ANSI lint-library source */
152 #define PROTO_LINTLIBRARY -1 /* form lint-library source */
155 #define PROTO_TRADITIONAL 1 /* comment out parameters */
171 #define FUNC_UNKNOWN -1 /* unspecified */
[all …]
/freebsd-src/contrib/netbsd-tests/ipf/expected/
H A Dn2_61 > zx0 ip6/0 20 0 6 10:0:0:0:0:2:2:2,10000 > 10:1:1:0:0:0:0:1,1025
2 > zx0 ip6/0 20 0 6 10:0:0:0:0:2:2:2,10001 > 10:1:1:0:0:0:0:2,1025
3 > zx0 ip6/0 1 0 41 10:1:1:0:0:0:0:0 > 10:1:1:0:0:0:0:2
4 > zx0 ip6/0 1 0 41 10:1:1:0:0:0:0:1 > 10:1:2:0:0:0:0:1
5 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1025 > 10:1:1:0:0:0:0:1,1025
6 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1025 > 10:1:1:0:0:0:0:1,1025
7 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1026 > 10:1:1:0:0:0:0:1,1025
8 > zx0 ip6/0 8 0 17 10:1:1:0:0:0:0:2,1025 > 10:1:1:0:0:0:0:1,1025
9 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:3,2000 > 10:1:2:0:0:0:0:1,80
10 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:3,2001 > 10:1:3:0:0:0:0:1,80
[all …]
H A Din2_61 rdr le0 inet6 9:8:7::6/128 port 0 -> 1:1:1::1/128 port 0 tcp
2 rdr le0 inet6 9:8:7::6/128 -> 1:1:1::1/128 reserved
3 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1/128 port 80 tcp
4 rdr le0 inet6 9:8:7::6/128 -> 1:1:1::1/128 ip
5 rdr le0 inet6 9:8::/32 -> 1:1:1::1/128 ip
6 rdr le0 inet6 9:8:7::/64 -> 1:1:1::1/128 ip
7 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1/128 port 80 tcp
8 rdr le0 inet6 9:8:7::6/128 port 80 -> any port 80 tcp
9 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1/128 port 80 udp
10 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1/128 port 80 tcp/udp
[all …]
H A Dn11_61 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:0 > 10:1:1:0:0:0:0:2
2 > zx0 ip6/0 1 0 255 1:0:0:0:0:6:7:8 > 10:1:1:0:0:0:0:2
3 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
4 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:1:2:0:0:0:0:1
5 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:1:2:0:0:0:0:1
6 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:1 > 10:1:1:0:0:0:0:2
7 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
8 < zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:0:0:0:0:2:1:1
9 < zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:0:0:0:0:2:1:1
10 < zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:3 > 10:1:1:0:0:0:0:1
[all …]
H A Dn5_61 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:0 > 10:1:1:0:0:0:0:2
2 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:1:1:0:0:0:0:2
3 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
4 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1025 > 10:1:1:0:0:0:0:1,1025
5 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1026 > 10:1:1:0:0:0:0:1,1025
6 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:1:2:0:0:0:0:1
7 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:1:2:0:0:0:0:1
8 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:1 > 10:1:1:0:0:0:0:2
9 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
10 < zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:0:0:0:0:2:1:1
[all …]
H A Dn1_61 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:0 > 10:1:1:0:0:0:0:2
2 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:1:1:0:0:0:0:2
3 > zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
4 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1025 > 10:1:1:0:0:0:0:1,1025
5 > zx0 ip6/0 20 0 6 10:1:1:0:0:0:0:2,1026 > 10:1:1:0:0:0:0:1,1025
6 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:1:2:0:0:0:0:1
7 > zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:2 > 10:1:2:0:0:0:0:1
8 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:1 > 10:1:1:0:0:0:0:2
9 < zx0 ip6/0 1 0 255 10:1:1:0:0:0:0:2 > 10:1:1:0:0:0:0:1
10 < zx0 ip6/0 1 0 255 10:0:0:0:0:2:2:1 > 10:0:0:0:0:2:1:1
[all …]
H A Dn7_61 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1230 > 10:1:1:0:0:0:0:1,22
2 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1231 > 10:0:0:0:0:2:2:1,10023
3 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1232 > 10:0:0:0:0:2:2:1,10050
4 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1233 > 10:0:0:0:0:2:2:1,10079
5 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1234 > 10:1:1:0:0:0:0:1,80
6 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1235 > 10:1:1:0:0:0:0:2,80
7 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1236 > 10:1:1:0:0:0:0:3,80
8 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1237 > 10:1:1:0:0:0:0:4,80
9 < zx0 ip6/0 20 0 6 10:0:0:0:0:2:3:1,1238 > 10:1:1:0:0:0:0:4,80
11 rdr zx0 inet6 10:1:1::1/128 port 23-79 -> 10::2:2:1/128 port 10023 tcp
[all …]
/freebsd-src/contrib/netbsd-tests/ipf/regress/
H A Din2_61 rdr le0 inet6 9:8:7::6/128 port 0 -> 1:1:1::1 port 0 tcp
2 rdr le0 inet6 9:8:7::6/128 port 0 -> 1:1:1::1 port 0 255
3 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1 port 80 tcp
4 rdr le0 inet6 9:8:7::6/128 -> 1:1:1::1 ip
5 rdr le0 inet6 9:8:7::6/32 -> 1:1:1::1 ip
6 rdr le0 inet6 9:8:7::6/64 -> 1:1:1::1 ip
7 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1 port 80 tcp
8 rdr le0 inet6 9:8:7::6/128 port 80 -> 0/0 port 80 tcp
9 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1 port 80 udp
10 rdr le0 inet6 9:8:7::6/128 port 80 -> 1:1:1::1 port 80 tcp/udp
[all …]
/freebsd-src/contrib/arm-optimized-routines/pl/math/
H A Dsv_erf_data.c
H A Dsv_erff_data.c
H A Derf_data.c
H A Derff_data.c
/freebsd-src/sys/contrib/device-tree/src/arm64/hisilicon/
H A Dhip06.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 compatible = "hisilicon,hip06-d03";
12 interrupt-parent = <&gic>;
13 #address-cell
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCSchedule440.td1 //===-- PPCSchedule440.td - PPC 440 Scheduling Definitions -*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
13 // The basic PPC 440 does not include a floating-point unit; the pipeline
15 // PPC-440- and PPC-450-based Blue Gene (L and P) supercomputers.
17 // S. Chatterjee, et al. Design and exploitation of a high-performance
18 // SIMD floating-point unit for Blue Gene/L.
25 //===----------------------------------------------------------------------===//
28 def P440_DISS1 : FuncUnit; // Issue unit 1
31 // the simple integer (J-pipe) and
[all …]
H A DPPCScheduleE500mc.td1 //===-- PPCScheduleE500mc.td - e500mc Scheduling Defs ------*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file defines the itinerary class data for the Freescale e500mc 32-bit
13 // Freescale Document Number E500MCRM, Rev. 1, 03/2012.
15 //===----------------------------------------------------------------------===//
21 def E500mc_DIS0 : FuncUnit; // Dispatch stage - insn 1
22 def E500mc_DIS1 : FuncUnit; // Dispatch stage - insn 2
27 // The CFX has a bypass path, allowing non-divide instructions to execute
30 def E500mc_SFX1 : FuncUnit; // Simple unit 1
[all …]
H A DPPCScheduleE500.td1 //===-- PPCScheduleE500.td - e500 Scheduling Defs ------*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file defines the itinerary class data for the Freescale e500 32-bit
13 // Freescale Document Number E500MCRM, Rev. 1, 03/2012.
15 //===----------------------------------------------------------------------===//
21 def E500_DIS0 : FuncUnit; // Dispatch stage - insn 1
22 def E500_DIS1 : FuncUnit; // Dispatch stage - insn 2
28 def E500_SU1 : FuncUnit; // Simple unit 1
41 InstrItinData<IIC_IntSimple, [InstrStage<1, [E500_DIS0, E500_DIS1], 0>,
[all …]
/freebsd-src/contrib/bmake/unit-tests/
H A Ddepsrc-usebefore.mk1 # $NetBSD: depsrc-usebefore.mk,v 1.9 2022/04/18 14:41:42 rillig Exp $
14 # depsrc-use.mk
16 # Before make.h 1.280 from 2021-12-28, a .USEBEFORE target was accidentally
19 not-a-main-candidate: .USEBEFORE
22 @${MAKE} -r -f ${MAKEFILE} ordering
23 @${MAKE} -r -f ${MAKEFILE} directly
25 ordering: before-1 before-2 after-1 after-2
27 before-1: .USEBEFORE before-1-before-1 before-1-before-2 before-1-after-1 before-1-after-2
28 @echo before-1 1
29 @echo before-1 2
[all …]
H A Ddepsrc-usebefore.exp1 after-2-before-2 1
2 after-2-before-2 2
3 after-2-before-1 1
4 after-2-before-1 2
5 after-1-before-2 1
6 after-1-before-2 2
7 after-1-before-1 1
8 after-1-before-1 2
9 before-2-before-2 1
10 before-2-before-2 2
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcSchedule.td1 //===-- SparcSchedule.td - Describe the Sparc Itineraries ----*- tablegen -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 //===----------------------------------------------------------------------===//
38 def LEONFPU : FuncUnit; // floating-point unit
44 InstrItinData<IIC_iu_or_fpu_instr, [InstrStage<1, [LEONIU, LEONFPU]>], [1, 1]>,
45 InstrItinData<IIC_iu_instr, [InstrStage<1, [LEONIU]>], [1, 1]>,
46 InstrItinData<IIC_fpu_normal_instr, [InstrStage<1, [LEONFPU]>], [7, 1]>,
47 InstrItinData<IIC_fpu_fast_instr, [InstrStage<1, [LEONFPU]>], [7, 1]>,
48 InstrItinData<IIC_jmp_or_call, [InstrStage<1, [LEONIU, LEONFPU]>], [2, 1]>,
[all …]
/freebsd-src/lib/libc/tests/stdio/
H A Dsscanf_test.c1 /*-
2 * Copyright (c) 2023 Dag-Erling Smørgrav
4 * SPDX-License-Identifier: BSD-2-Clause
12 #include <atf-c.h>
22 { "0", { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, },
23 { "1", { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, },
24 { "2", { 0, 0, 0 }, { 1, 2, 1 }, { 1, 2, 1 }, { 1, 2, 1 }, { 1, 2, 1 }, },
25 { "3", { 0, 0, 0 }, { 1, 3, 1 }, { 1, 3, 1 }, { 1, 3, 1 }, { 1, 3, 1 }, },
26 { "4", { 0, 0, 0 }, { 1, 4, 1 }, { 1, 4, 1 }, { 1, 4, 1 }, { 1, 4, 1 }, },
27 { "5", { 0, 0, 0 }, { 1, 5, 1 }, { 1, 5, 1 }, { 1, 5, 1 }, { 1, 5, 1 }, },
[all …]
H A Dswscanf_test.c1 /*-
2 * Copyright (c) 2023 Dag-Erling Smørgrav
4 * SPDX-License-Identifier: BSD-2-Clause
13 #include <atf-c.h>
25 { L"0", { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, { 1, 0, 1 }, },
26 { L"1", { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, { 1, 1, 1 }, },
27 { L"2", { 0, 0, 0 }, { 1, 2, 1 }, { 1, 2, 1 }, { 1, 2, 1 }, { 1, 2, 1 }, },
28 { L"3", { 0, 0, 0 }, { 1, 3, 1 }, { 1, 3, 1 }, { 1, 3, 1 }, { 1, 3, 1 }, },
29 { L"4", { 0, 0, 0 }, { 1, 4, 1 }, { 1, 4, 1 }, { 1, 4, 1 }, { 1, 4, 1 }, },
30 { L"5", { 0, 0, 0 }, { 1, 5, 1 }, { 1, 5, 1 }, { 1, 5, 1 }, { 1, 5, 1 }, },
[all …]
/freebsd-src/cddl/contrib/opensolaris/cmd/dtrace/test/tst/common/llquantize/
H A Dtst.bases.d.out3 value ------------- Distribution ------------- count
4 < 1 | 0
5 1 | 1
15 value ------------- Distribution ------------- count
16 < 1 | 0
17 1 | 1
18 2 | 1
19 3 | 1
20 4 | 1
21 5 | 1
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA8.td1 //=- ARMScheduleA8.td - ARM Cortex-A8 Scheduling Definitions -*- tablegen -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
14 // Scheduling information derived from "Cortex-A8 Technical Reference Manual".
17 def A8_Pipe1 : FuncUnit; // pipeline 1
27 // Two fully-pipelined integer ALU pipelines
30 InstrItinData<IIC_iALUx , [InstrStage<1, [A8_Pipe0, A8_Pipe1]>]>,
33 InstrItinData<IIC_iALUi ,[InstrStage<1, [A8_Pipe0, A8_Pipe1]>], [2, 2]>,
34 InstrItinData<IIC_iALUr ,[InstrStage<1, [A8_Pipe0, A8_Pipe1]>], [2, 2, 2]>,
[all …]

12345678910>>...73