/llvm-project/llvm/test/Instrumentation/HWAddressSanitizer/ |
H A D | globals-tag.ll | 1 …s=hwasan -mtriple=aarch64-unknown-linux | FileCheck %s --implicit-check-not '\00\00\00\00\00\00\00' 5 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00 " 6 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00!" 7 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00#" 8 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00%" 9 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00&" 10 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00'" 11 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00(" 12 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00)" 13 ; CHECK-DAG: "\00\00\00\00\00\00\00\00\00\00\00*" [all …]
|
/llvm-project/mlir/test/Integration/GPU/CUDA/sm90/ |
H A D | asd |
|
/llvm-project/clang/test/CodeGenObjCXX/ |
H A D | designated-initializers.mm | 44 …00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00…
|
/llvm-project/llvm/test/CodeGen/BPF/ |
H A D | assembler-disassembler.s | 5 // CHECK: 07 01 00 00 2a 00 00 00 r1 += 0x2a 6 // CHECK: 0f 21 00 00 00 00 00 00 r1 += r2 9 // CHECK: 17 01 00 00 2a 00 00 00 r1 -= 0x2a 10 // CHECK: 1f 21 00 00 00 00 00 00 r1 -= r2 13 // CHECK: 27 01 00 00 2a 00 00 00 r1 *= 0x2a 14 // CHECK: 2f 21 00 00 00 00 00 00 r1 *= r2 17 // CHECK: 37 01 00 00 2a 00 00 00 r1 /= 0x2a 18 // CHECK: 3f 21 00 00 00 00 00 00 r1 /= r2 21 // CHECK: 47 01 00 00 2a 00 00 00 r1 |= 0x2a 22 // CHECK: 4f 21 00 00 00 00 00 00 r1 |= r2 [all …]
|
H A D | assembler-disassembler-v4.s | 5 // CHECK: d7 01 00 00 10 00 00 00 r1 = bswap16 r1 6 // CHECK: d7 02 00 00 20 00 00 00 r2 = bswap32 r2 7 // CHECK: d7 03 00 00 40 00 00 00 r3 = bswap64 r3 12 // CHECK: 91 41 00 00 00 00 00 00 r1 = *(s8 *)(r4 + 0x0) 13 // CHECK: 89 52 04 00 00 00 00 00 r2 = *(s16 *)(r5 + 0x4) 14 // CHECK: 81 63 08 00 00 00 00 00 r3 = *(s32 *)(r6 + 0x8) 19 // CHECK: 91 41 00 00 00 00 00 00 r1 = *(s8 *)(r4 + 0x0) 20 // CHECK: 89 52 04 00 00 00 00 00 r2 = *(s16 *)(r5 + 0x4) 24 // CHECK: bf 41 08 00 00 00 00 00 r1 = (s8)r4 25 // CHECK: bf 52 10 00 00 00 00 00 r2 = (s16)r5 [all …]
|
/llvm-project/llvm/test/CodeGen/ARM/ |
H A D | crash-O0.ll | 14 …00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00…
|
/llvm-project/llvm/test/Transforms/LowerTypeTests/ |
H A D | export-bytearray.ll | 15 …00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00…
|
/llvm-project/llvm/test/MC/BPF/ |
H A D | insn-unit.s | 11 // CHECK: 30 00 00 00 00 00 00 00 r0 = *(u8 *)skb[0] 12 // CHECK: 28 00 00 00 0 [all...] |
H A D | insn-unit-32.s | 11 // CHECK: 84 01 00 00 00 00 00 00 w1 = -w1 12 // CHECK: 0c 10 00 00 00 00 00 00 w0 += w1 13 // CHECK: 1c 21 00 00 00 00 00 00 w1 -= w2 14 // CHECK: 2c 32 00 00 00 00 00 00 w2 *= w3 15 // CHECK: 3c 43 00 00 00 00 00 00 w3 /= w4 24 // CHECK: 4c 54 00 00 00 00 00 00 w4 |= w5 25 // CHECK: 5c 65 00 00 00 00 00 00 w5 &= w6 26 // CHECK: 6c 76 00 00 00 00 00 00 w6 <<= w7 27 // CHECK: 7c 87 00 00 00 00 00 00 w7 >>= w8 28 // CHECK: ac 98 00 00 00 00 00 00 w8 ^= w9 [all …]
|
H A D | load-store-32.s | 9 // CHECK-32: 71 05 00 00 00 00 00 00 w5 = *(u8 *)(r0 + 0) 10 // CHECK-32: 69 16 08 00 00 00 00 0 [all...] |
/llvm-project/llvm/test/tools/yaml2obj/GOFF/ |
H A D | GOFF-header-end.yaml | 4 # CHECK: 03 f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 5 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 6 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 7 # CHECK-NEXT: 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 8 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 # CHECK-NEXT: 03 40 00 00 00 00 00 00 00 00 00 02 00 00 00 00 12 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 13 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 14 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
H A D | GOFF-header-settings.yaml | 4 # CHECK: 03 f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 5 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 6 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 7 # CHECK-NEXT: 00 00 01 00 03 00 00 00 00 00 00 00 00 00 00 00 8 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 # CHECK-NEXT: 03 40 00 00 00 00 00 00 00 00 00 02 00 00 00 00 12 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 13 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 14 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 15 # CHECK-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
/llvm-project/llvm/test/MC/GOFF/ |
H A D | empty-goff.s | 10 * CHECK: 000000 03 f0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 * CHECK: 000010 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 12 * CHECK: 000020 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 13 * CHECK: 000030 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 14 * CHECK: 000040 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 20 * CHECK: 000050 03 40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 21 * CHECK: 000060 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 22 * CHECK: 000070 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 23 * CHECK: 000080 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 24 * CHECK: 000090 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
/llvm-project/llvm/test/MC/ELF/ |
H A D | relax-arith.s | 10 // CHECK-NEXT: 0: 66 69 db 00 00 imulw $0, %bx, %bx 11 // CHECK-NEXT: 5: 66 69 1c 25 00 00 00 00 00 00 imulw $0, 0, %bx 12 // CHECK-NEXT: f: 69 db 00 00 00 00 imull $0, %ebx, %ebx 13 // CHECK-NEXT: 15: 69 1c 25 00 00 00 00 00 00 00 00 imull $0, 0, %ebx 14 // CHECK-NEXT: 20: 48 69 db 00 00 00 00 imulq $0, %rbx, %rbx 15 // CHECK-NEXT: 27: 48 69 1c 25 00 00 00 00 00 00 00 00 imulq $0, 0, %rbx 27 // CHECK-NEXT: 0: 66 81 e3 00 00 andw $0, %bx 28 // CHECK-NEXT: 5: 66 81 24 25 00 00 00 00 00 00 andw $0, 0 29 // CHECK-NEXT: f: 81 e3 00 00 00 00 andl $0, %ebx 30 // CHECK-NEXT: 15: 81 24 25 00 00 00 00 00 00 00 00 andl $0, 0 [all …]
|
H A D | relax-arith3.s | 10 // CHECK-NEXT: 0: 66 69 1d 00 00 00 00 00 00 imulw $0, (%rip), %bx 11 // CHECK-NEXT: 9: 69 1d 00 00 00 00 00 00 00 00 imull $0, (%rip), %ebx 12 // CHECK-NEXT: 13: 48 69 1d 00 00 00 00 00 00 00 00 imulq $0, (%rip), %rbx 20 // CHECK-NEXT: 0: 66 81 25 00 00 00 00 00 00 andw $0, (%rip) 21 // CHECK-NEXT: 9: 81 25 00 00 00 00 00 00 00 00 andl $0, (%rip) 22 // CHECK-NEXT: 13: 48 81 25 00 00 00 00 00 00 00 00 andq $0, (%rip) 29 // CHECK-NEXT: 0: 66 81 0d 00 00 00 00 00 00 orw $0, (%rip) 30 // CHECK-NEXT: 9: 81 0d 00 00 00 00 00 00 00 00 orl $0, (%rip) 31 // CHECK-NEXT: 13: 48 81 0d 00 00 00 00 00 00 00 00 orq $0, (%rip) 38 // CHECK-NEXT: 0: 66 81 35 00 00 00 00 00 00 xorw $0, (%rip) [all …]
|
/llvm-project/lld/test/MachO/ |
H A D | tlv.s | 47 # REG-TLVP: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 48 # REG-TLVP-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 49 # REG-TLVP-NEXT: 00 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 51 # TBSS-TLVP: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 52 # TBSS-TLVP-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 53 # TBSS-TLVP-NEXT: 00 00 00 00 00 00 00 00 08 00 00 00 00 00 00 00 55 # REG-TBSS-TLVP: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 56 # REG-TBSS-TLVP-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 57 # REG-TBSS-TLVP-NEXT: 00 00 00 00 00 00 00 00 10 00 00 00 00 00 00 00 58 # REG-TBSS-TLVP-NEXT: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 [all …]
|
/llvm-project/llvm/test/MC/MachO/ |
H A D | x86_64-sections.s | 61 // CHECK: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 62 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 81 // CHECK: Name: __const (5F 5F 63 6F 6E 73 74 00 00 00 00 00 00 00 00 00) 82 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 100 // CHECK: Name: __static_const (5F 5F 73 74 61 74 69 63 5F 63 6F 6E 73 74 00 00) 101 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 119 // CHECK: Name: __cstring (5F 5F 63 73 74 72 69 6E 67 00 00 00 00 00 00 00) 120 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 138 // CHECK: Name: __literal4 (5F 5F 6C 69 74 65 72 61 6C 34 00 00 00 00 00 00) 139 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) [all …]
|
H A D | x86_32-sections.s | 65 // CHECK: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 66 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 84 // CHECK: Name: __const (5F 5F 63 6F 6E 73 74 00 00 00 00 00 00 00 00 00) 85 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 102 // CHECK: Name: __static_const (5F 5F 73 74 61 74 69 63 5F 63 6F 6E 73 74 00 00) 103 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 120 // CHECK: Name: __cstring (5F 5F 63 73 74 72 69 6E 67 00 00 00 00 00 00 00) 121 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 138 // CHECK: Name: __literal4 (5F 5F 6C 69 74 65 72 61 6C 34 00 00 00 00 00 00) 139 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) [all …]
|
H A D | x86_32-symbols.s | 141 // CHECK: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 142 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 160 // CHECK: Name: __const (5F 5F 63 6F 6E 73 74 00 00 00 00 00 00 00 00 00) 161 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 178 // CHECK: Name: __static_const (5F 5F 73 74 61 74 69 63 5F 63 6F 6E 73 74 00 00) 179 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 196 // CHECK: Name: __cstring (5F 5F 63 73 74 72 69 6E 67 00 00 00 00 00 00 00) 197 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 214 // CHECK: Name: __literal4 (5F 5F 6C 69 74 65 72 61 6C 34 00 00 00 00 00 00) 215 // CHECK: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) [all …]
|
/llvm-project/llvm/test/tools/llvm-readobj/MachO/ |
H A D | universal-x86_64.i386.test | 61 MULTISECTIONS: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 62 MULTISECTIONS: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 79 MULTISECTIONS: Name: __unwind_info (5F 5F 75 6E 77 69 6E 64 5F 69 6E 66 6F 00 00 00) 80 MULTISECTIONS: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 95 MULTISECTIONS: Name: __eh_frame (5F 5F 65 68 5F 66 72 61 6D 65 00 00 00 00 00 00) 96 MULTISECTIONS: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 117 MULTISECTIONS: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 118 MULTISECTIONS: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 135 MULTISECTIONS: Name: __unwind_info (5F 5F 75 6E 77 69 6E 64 5F 69 6E 66 6F 00 00 00) 136 MULTISECTIONS: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) [all …]
|
H A D | sections.test | 334 # MACHO-I386-NEXT: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 335 # MACHO-I386-NEXT: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 352 # MACHO-I386-NEXT: Name: __cstring (5F 5F 63 73 74 72 69 6E 67 00 00 00 00 00 00 00) 353 # MACHO-I386-NEXT: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 370 # MACHO-X86-64-NEXT: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 371 # MACHO-X86-64-NEXT: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 389 # MACHO-X86-64-NEXT: Name: __cstring (5F 5F 63 73 74 72 69 6E 67 00 00 00 00 00 00 00) 390 # MACHO-X86-64-NEXT: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) 409 # MACHO-PPC-NEXT: Name: __text (5F 5F 74 65 78 74 00 00 00 00 00 00 00 00 00 00) 410 # MACHO-PPC-NEXT: Segment: __TEXT (5F 5F 54 45 58 54 00 00 00 00 00 00 00 00 00 00) [all …]
|
/llvm-project/llvm/test/CodeGen/PowerPC/ |
H A D | aix-prefixed-instruction-boundary.mir | 47 # DIS-NEXT: 0: 38 60 00 02 li 3, 2 48 # DIS-NEXT: 4: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 49 # DIS-NEXT: c: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 50 # DIS-NEXT: 14: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 51 # DIS-NEXT: 1c: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 52 # DIS-NEXT: 24: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 53 # DIS-NEXT: 2c: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 54 # DIS-NEXT: 34: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 55 # DIS-NEXT: 3c: 60 00 00 00 nop 56 # DIS-NEXT: 40: 06 00 00 00 38 63 00 0d paddi 3, 3, 13, 0 [all …]
|
H A D | pr33547.ll | 6 …00\00\00\03\00\00\00\05\00\00\00\04\00\00\00\0A\00\00\00\0A\00\00\00\0B\00\00\00\0A\08\AF/\B8\B6\8…
|
/llvm-project/llvm/test/CodeGen/Hexagon/ |
H A D | order-stack-object.ll | 25 %fmul8 = fmul <32 x float> %fadd, <float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, float -2.000000e+00, floa [all...] |
/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | pal-userdata-regs.ll | 16 …00\A3.gs\82\AB.sgpr_limith\AB.vgpr_limit\CD\01\00\A3.hs\82\AB.sgpr_limith\AB.vgpr_limit\CD\01\00\A…
|