Home
last modified time | relevance | path

Searched defs:and_mask (Results 1 – 8 of 8) sorted by relevance

/dflybsd-src/sys/dev/drm/amd/amdgpu/
H A Dsoc15.h40 u32 and_mask; member
46 #define SOC15_REG_GOLDEN_VALUE(ip, inst, reg, and_mask, or_mask) \ argument
H A Damdgpu_device.c465 u32 tmp, reg, and_mask, or_mask; in amdgpu_device_program_register_sequence() local
/dflybsd-src/sys/dev/drm/radeon/
H A Dradeon_combios.c2882 uint32_t reg, val, and_mask, or_mask; in radeon_combios_external_tmds_setup() local
3013 uint32_t val, and_mask, or_mask; in combios_parse_mmio_table() local
3093 uint32_t and_mask, or_mask; in combios_parse_pll_table() local
H A Dradeon_device.c193 u32 tmp, reg, and_mask, or_mask; in radeon_program_register_sequence() local
/dflybsd-src/contrib/gcc-4.7/gcc/
H A Dcombine.c9148 unsigned HOST_WIDE_INT and_mask = INTVAL (XEXP (src, 1)); in make_field_assignment() local
H A Dfold-const.c3549 tree and_mask = 0; in decode_field_reference() local
/dflybsd-src/contrib/gcc-8.0/gcc/
H A Dcombine.c9715 unsigned HOST_WIDE_INT and_mask = INTVAL (XEXP (src, 1)); in make_field_assignment() local
H A Dfold-const.c4233 tree and_mask = 0; in decode_field_reference() local