Searched defs:W0 (Results 1 – 6 of 6) sorted by relevance
| /llvm-project/clang/test/SemaTemplate/ |
| H A D | concepts-out-of-line-def.cpp | 355 struct W0 { struct
362 struct W0<T3, 0> { struct
376 struct W0 { struct
386 struct W0<T4, 0> { struct
378 W1MultilevelTemplateWithPartialSpecialization::three_level::W0 global() argument
388 W1MultilevelTemplateWithPartialSpecialization::three_level::W0 global() argument
|
| /llvm-project/clang/lib/Headers/ |
| H A D | hexagon_types.h | 656 int W0(void) { W0() function
753 HEXAGON_Vect64C W0(int w) { W0() function
1883 int W0(void) { W0() function
1980 Q6Vect64C W0(int w) { W0() function
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitTracker.cpp | 311 uint16_t W0 = (Reg[0].Reg != 0) ? getRegBitWidth(Reg[0]) : 0; evaluate() local
[all...] |
| H A D | HexagonISelLoweringHVX.cpp | 1040 SDValue W0 = isUndef(PredV) in createHvxPrefixPred() local
1284 SDValue W0 = extractHvxElementReg(WordVec, W0Idx, dl, MVT::i32, DAG); extractHvxSubvectorReg() local
1350 SDValue W0 = DAG.getNode(HexagonISD::VEXTRACTW, dl, MVT::i32, {ShuffV, Zero}); extractHvxSubvectorPred() local
1971 SDValue W0 = extractHvxElementReg(VQ, DAG.getConstant(0, dl, MVT::i32), LowerHvxBitcast() local
[all...] |
| H A D | HexagonISelLowering.cpp | 3043 SDValue W0 = Words[IdxW][i], W1 = Words[IdxW][i+1]; LowerCONCAT_VECTORS() local
|
| /llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyCFG.cpp | 4847 auto W0 = SIW.getSuccessorWeight(0); tryToSimplifyUncondBranchWithICmpInIt() local
|