Home
last modified time | relevance | path

Searched defs:VecReg (Results 1 – 7 of 7) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.cpp694 bool HexagonMCInstrInfo::IsVecRegPair(unsigned VecReg) { in IsVecRegPair()
699 bool HexagonMCInstrInfo::IsReverseVecRegPair(unsigned VecReg) { in IsReverseVecRegPair()
703 bool HexagonMCInstrInfo::IsVecRegSingle(unsigned VecReg) { in IsVecRegSingle()
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.cpp1927 Register VecReg = MI.getOperand(1).getReg(); foldExtractEltToCmpSelect() local
2025 Register VecReg = MI.getOperand(1).getReg(); foldInsertEltToCmpSelect() local
H A DSIInstrInfo.cpp2292 Register VecReg = MI.getOperand(0).getReg(); expandPostRAPseudo() local
2324 Register VecReg = MI.getOperand(0).getReg(); expandPostRAPseudo() local
2369 Register VecReg = MI.getOperand(1).getReg(); expandPostRAPseudo() local
[all...]
H A DAMDGPUInstructionSelector.cpp3168 Register VecReg = MI.getOperand(1).getReg(); selectG_INSERT_VECTOR_ELT() local
H A DSIISelLowering.cpp4359 computeIndirectRegAndOffset(const SIRegisterInfo & TRI,const TargetRegisterClass * SuperRC,unsigned VecReg,int Offset) computeIndirectRegAndOffset() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp2767 Register VecReg = MI.getOperand(1).getReg(); widenScalar() local
2803 Register VecReg = MI.getOperand(1).getReg(); widenScalar() local
2964 Register VecReg = MI.getOperand(1).getReg(); widenScalar() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp4037 emitExtractVectorElt(std::optional<Register> DstReg,const RegisterBank & DstRB,LLT ScalarTy,Register VecReg,unsigned LaneIdx,MachineIRBuilder & MIRBuilder) const emitExtractVectorElt() argument