| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 254 EVT ValueVT = LD->getValueType(0); in ExpandRes_NormalLoad() local
463 EVT ValueVT = St->getValue().getValueType(); ExpandOp_NormalStore() local
|
| H A D | FunctionLoweringInfo.cpp | 387 for (EVT ValueVT : ValueVTs) { CreateRegs() local
|
| H A D | SelectionDAGBuilder.cpp | 170 getCopyFromParts(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,const Value * V,SDValue InChain,std::optional<CallingConv::ID> CC=std::nullopt,std::optional<ISD::NodeType> AssertOp=std::nullopt) getCopyFromParts() argument
343 getCopyFromPartsVector(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,const Value * V,SDValue InChain,std::optional<CallingConv::ID> CallConv) getCopyFromPartsVector() argument
516 EVT ValueVT = Val.getValueType(); getCopyToParts() local
648 EVT ValueVT = Val.getValueType(); widenVectorToPartType() local
694 EVT ValueVT = Val.getValueType(); getCopyToPartsVector() local
860 for (EVT ValueVT : ValueVTs) { RegsForValue() local
892 EVT ValueVT = ValueVTs[Value]; getCopyFromRegs() local
9605 EVT ValueVT = OpInfo.ConstraintVT; getRegistersForValue() local
[all...] |
| H A D | LegalizeVectorTypes.cpp | 6911 EVT ValueVT = StVal.getValueType(); WidenVecOp_MSTORE() local
|
| /llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFrameLowering.cpp | 81 for (EVT ValueVT : ValueVTs) getLocalForStackObject() local
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 158 EVT ValueVT = LD->getValueType(0); in INITIALIZE_PASS() local
481 EVT ValueVT = Value.getValueType(); SelectIndexedStore() local
|
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 6337 MVT ValueVT = Node->getSimpleValueType(0); Select() local
6434 MVT ValueVT = Value.getSimpleValueType(); Select() local
[all...] |
| /llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1583 EVT ValueVT = Val.getValueType(); splitValueIntoRegisterParts() local
1595 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
|
| /llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 4480 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) joinRegisterPartsIntoValue() argument
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 22654 EVT ValueVT = Value.getValueType(); combineI8TruncStore() local
22705 EVT ValueVT = Value.getValueType(); performSTORECombine() local
22797 EVT ValueVT = Value->getValueType(0); performMSTORECombine() local
[all...] |
| /llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 21417 EVT ValueVT = Val.getValueType(); splitValueIntoRegisterParts() local
21470 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
[all...] |
| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 4478 EVT ValueVT = Val.getValueType(); splitValueIntoRegisterParts() local
4493 joinRegisterPartsIntoValue(SelectionDAG & DAG,const SDLoc & DL,const SDValue * Parts,unsigned NumParts,MVT PartVT,EVT ValueVT,std::optional<CallingConv::ID> CC) const joinRegisterPartsIntoValue() argument
|