| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MIPatternMatch.h | 143 std::optional<ValueAndVReg> &ValReg; member
151 inline GCstAndRegMatch m_GCst(std::optional<ValueAndVReg> &ValReg) { in m_GCst()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86SelectionDAGInfo.cpp | 79 unsigned ValReg; EmitTargetCodeForMemset() local
|
| H A D | X86FastISel.cpp | 479 bool X86FastISel::X86FastEmitStore(EVT VT, unsigned ValReg, X86AddressMode &AM, in X86FastEmitStore() argument
689 Register ValReg = getRegForValue(Val); in X86FastEmitStore() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchExpandAtomicPseudoInsts.cpp | 339 MachineBasicBlock *MBB, Register ValReg, in insertSext()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMAsmPrinter.cpp | 2039 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local
2105 Register ValReg = MI->getOperand(1).getReg(); in emitInstruction() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVPreLegalizer.cpp | 342 createNewIdReg(Register ValReg,unsigned Opcode,MachineRegisterInfo & MRI,const SPIRVGlobalRegistry & GR) createNewIdReg() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVExpandAtomicPseudoInsts.cpp | 428 MachineBasicBlock *MBB, Register ValReg, in insertSext()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 1177 extendRegister(Register ValReg,const CCValAssign & VA,unsigned MaxSizeBits) extendRegister() argument
[all...] |
| H A D | LegalizerHelper.cpp | 4420 Register ValReg = LdStMI.getReg(0); reduceLoadStoreWidth() local
7740 Register ValReg = MI.getOperand(ValRegIndex).getReg(); lowerReadWriteRegister() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 1599 Register ValReg = MI.getOperand(0).getReg(); legalizeLoadStore() local
|
| H A D | AArch64InstructionSelector.cpp | 2909 Register ValReg = LdSt.getReg(0); in select() local
2933 const Register ValReg = LdSt.getReg(0); in select() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 1626 Register ValReg = MI.getOperand(3).getReg(); selectDSOrderedIntrinsic() local
3169 Register ValReg = MI.getOperand(2).getReg(); selectG_INSERT_VECTOR_ELT() local
|
| H A D | AMDGPULegalizerInfo.cpp | 2990 Register ValReg = MI.getOperand(0).getReg(); legalizeLoad() local
|