/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIOptimizeVGPRLiveRange.cpp | 214 for (auto &UseMI : MRI->use_nodbg_instructions(Reg)) { in findNonPHIUsesInBlock() local 305 auto *UseMI = I->getParent(); in collectCandidateRegisters() local 430 auto *UseMI = I->getParent(); in updateLiveRangeInThenRegion() local 521 auto *UseMI = O.getParent(); optimizeLiveRange() local 565 auto *UseMI = O.getParent(); optimizeWaterfallLiveRange() local [all...] |
H A D | SIFoldOperands.cpp | 25 MachineInstr *UseMI; member 180 bool SIFoldOperands::frameIndexMayFold(const MachineInstr &UseMI, int OpNo, in frameIndexMayFold() argument 688 tryToFoldACImm(const MachineOperand & OpToFold,MachineInstr * UseMI,unsigned UseOpIdx,SmallVectorImpl<FoldCandidate> & FoldList) const tryToFoldACImm() argument 755 foldOperand(MachineOperand & OpToFold,MachineInstr * UseMI,int UseOpIdx,SmallVectorImpl<FoldCandidate> & FoldList,SmallVectorImpl<MachineInstr * > & CopiesToReplace) const foldOperand() argument 1362 for (auto &UseMI : foldInstOperand() local 1383 MachineInstr *UseMI = U->getParent(); foldInstOperand() local 1759 MachineInstr *UseMI = Op->getParent(); tryFoldRegSequence() local [all...] |
H A D | SIFixSGPRCopies.cpp | 234 const auto *UseMI = MO.getParent(); in tryChangeVGPRtoSGPRinCopy() local 806 TRI->isAGPR(*MRI, UseMI->getOperand(0).getReg())) || in processPHINode() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonOptAddrMode.cpp | 189 MachineInstr &UseMI = *NodeAddr<StmtNode *>(IA).Addr->getCode(); canRemoveAddasl() local 322 MachineInstr *UseMI = NodeAddr<StmtNode *>(IA).Addr->getCode(); isSafeToExtLR() local 472 MachineInstr *UseMI = OwnerN.Addr->getCode(); processAddUses() local 491 updateAddUses(MachineInstr * AddMI,MachineInstr * UseMI) updateAddUses() argument 699 MachineInstr *UseMI = UseIA.Addr->getCode(); changeAddAsl() local 745 xformUseMI(MachineInstr * TfrMI,MachineInstr * UseMI,NodeAddr<UseNode * > UseN,unsigned UseMOnum) xformUseMI() argument 826 MachineInstr *UseMI = OwnerN.Addr->getCode(); processBlock() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
H A D | RISCVRegisterBankInfo.cpp | 215 __anon925c75450102(const MachineInstr &UseMI) anyUseOnlyUseFP() argument 364 __anon925c75450202(const MachineInstr &UseMI) getInstrMapping() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | MachineTraceMetrics.cpp | 669 static bool getDataDeps(const MachineInstr &UseMI, in getDataDeps() argument 697 static void getPHIDeps(const MachineInstr &UseMI, in getPHIDeps() argument 716 updatePhysDepsDownwards(const MachineInstr * UseMI,SmallVectorImpl<DataDep> & Deps,SparseSet<LiveRegUnit> & RegUnits,const TargetRegisterInfo * TRI) updatePhysDepsDownwards() argument 795 updateDepth(MachineTraceMetrics::TraceBlockInfo & TBI,const MachineInstr & UseMI,SparseSet<LiveRegUnit> & RegUnits) updateDepth() argument 834 updateDepth(const MachineBasicBlock * MBB,const MachineInstr & UseMI,SparseSet<LiveRegUnit> & RegUnits) updateDepth() argument 962 pushDepHeight(const DataDep & Dep,const MachineInstr & UseMI,unsigned UseHeight,MIHeightMap & Heights,const TargetSchedModel & SchedModel,const TargetInstrInfo * TII) pushDepHeight() argument [all...] |
H A D | RegisterScavenging.cpp | 225 MachineBasicBlock::iterator &UseMI) { in spill() 304 MachineBasicBlock::iterator UseMI; in scavengeRegisterBackwards() local
|
H A D | TargetSchedule.cpp | 175 const MachineInstr *UseMI, unsigned UseOperIdx) const { in computeOperandLatency() argument
|
H A D | TailDuplicator.cpp | 218 MachineInstr *UseMI = UseMO.getParent(); tailDuplicateAndUpdate() local 232 MachineInstr *UseMI = UseMO->getParent(); tailDuplicateAndUpdate() local
|
H A D | LiveRangeEdit.cpp | 209 MachineInstr *DefMI = nullptr, *UseMI = nullptr; in foldAsLoad() local [all...] |
H A D | PeepholeOptimizer.cpp | 547 MachineInstr *UseMI = UseMO.getParent(); in INITIALIZE_PASS_DEPENDENCY() local 620 MachineBasicBlock *UseMBB = UseMI->getParent(); in INITIALIZE_PASS_DEPENDENCY() local 1942 for (const MachineInstr &UseMI : MRI.use_nodbg_instructions(DefOp.getReg())) { getNextSourceFromBitcast() local [all...] |
H A D | MachineSSAUpdater.cpp | 235 MachineInstr *UseMI = U.getParent(); RewriteUse() local
|
H A D | DetectDeadLanes.cpp | 339 const MachineInstr &UseMI = *MO.getParent(); in determineInitialUsedLanes() local
|
H A D | RegisterCoalescer.cpp | 883 MachineInstr *UseMI = MO.getParent(); removeCopyByCommutingDef() local 928 MachineInstr *UseMI = UseMO.getParent(); removeCopyByCommutingDef() local 1636 MachineInstr *UseMI = UseMO.getParent(); reMaterializeTrivialDef() local 1838 MachineInstr *UseMI = &*(I++); updateRegDefsUses() local [all...] |
H A D | TwoAddressInstructionPass.cpp | 427 MachineInstr &UseMI = *UseOp->getParent(); findOnlyInterestingUse() local 761 while (MachineInstr *UseMI = scanUses() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | Mips16RegisterInfo.cpp | 58 MachineBasicBlock::iterator &UseMI, const TargetRegisterClass *RC, in saveScavengerRegister()
|
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | Localizer.cpp | 128 MachineInstr &UseMI = *MOUse.getParent(); in localizeInterBlock() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
H A D | SPIRVPreLegalizer.cpp | 297 MachineInstr &UseMI = *MRI.use_instr_begin(Reg); generateAssignInstrs() local 420 MachineInstr &UseMI = *MRI.use_instr_begin(DstReg); processInstrsWithTypeFolding() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXFMAMutate.cpp | 286 MachineInstr *UseMI = UseMO.getParent(); in processBlock() local
|
H A D | PPCInstrInfo.cpp | 170 unsigned DefIdx, const MachineInstr &UseMI, unsigned UseIdx) const { in getOperandLatency() argument 2032 onlyFoldImmediate(MachineInstr & UseMI,MachineInstr & DefMI,Register Reg) const onlyFoldImmediate() argument 2103 FoldImmediate(MachineInstr & UseMI,MachineInstr & DefMI,Register Reg,MachineRegisterInfo * MRI) const FoldImmediate() argument 2427 MachineInstr *UseMI = &*I; optimizeCompareInstr() local 2490 MachineInstr *UseMI = &*MRI->use_instr_begin(CRReg); optimizeCompareInstr() local 2616 MachineInstr *UseMI = &*I; optimizeCompareInstr() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
H A D | PPCRegisterBankInfo.cpp | 178 __anonff83c37a0102(const MachineInstr &UseMI) getInstrMapping() argument
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVMergeBaseOffset.cpp | 374 for (const MachineInstr &UseMI : MRI->use_instructions(DestReg)) { foldIntoMemoryOps() local [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | MLxExpansionPass.cpp | 122 MachineInstr *UseMI = &*MRI->use_instr_nodbg_begin(Reg); in getDefReg() local
|
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86FastPreTileConfig.cpp | 218 void X86FastPreTileConfig::reload(MachineBasicBlock::iterator UseMI, in reload() argument [all...] |
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64RegisterBankInfo.cpp | 869 __anon78fc47490302(const MachineInstr &UseMI) getInstrMapping() argument
|