| /freebsd-src/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 133 const TargetRegisterClass *TRC) { in usesRegClass() argument
269 const TargetRegisterClass *TRC = in optimizeSDPattern() local
432 const TargetRegisterClass *TRC) { in createExtractSubreg() argument
|
| H A D | ARMLoadStoreOptimizer.cpp | 2428 const TargetRegisterClass *TRC = TII->getRegClass(MCID, 0, TRI, *MF); RescheduleOps() local
3023 const TargetRegisterClass *TRC = TII->getRegClass(MCID, BaseOp, TRI, *MF); AdjustBaseAndOffset() local
3080 const TargetRegisterClass *TRC = TII->getRegClass(MCID, 0, TRI, *MF); createPostIncLoadStore() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 63 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); getRegType() local
|
| H A D | WebAssemblyISelLowering.cpp | 559 const TargetRegisterClass *TRC = MRI.getRegClass(Reg); LowerCallResults() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 499 const TargetRegisterClass *TRC = EmitSubregNode() local
655 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg); EmitRegSequence() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 557 const auto *TRC = TII->getRegClass(TII->get(LoadInst->getOpcode()), 0, TRI, in getRegSizeInBytes() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 500 const TargetRegisterClass &TRC = *getRegClass(Reg); getMaxLaneMaskForVReg() local
|
| H A D | LiveDebugVariables.cpp | 1542 const TargetRegisterClass *TRC = MRI.getRegClass(VirtReg); in rewriteLocations() local
1854 const TargetRegisterClass *TRC = MRI.getRegClass(Reg); in emitDebugValues() local
|
| H A D | RegAllocPBQP.cpp | 617 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph() local
|
| H A D | MachinePipeliner.cpp | 1278 for (const TargetRegisterClass *TRC : TRI->regclasses()) { computePressureSetLimit() local
|
| /freebsd-src/usr.sbin/lpr/lpd/ |
| H A D | printjob.c | 1488 #define TRC(q) (((q)-' ')&0177) macro
|
| /freebsd-src/contrib/llvm-project/clang/include/clang/AST/ |
| H A D | ASTNodeTraverser.h | 440 if (const Expr *TRC = D->getTrailingRequiresClause()) VisitFunctionDecl() local
|
| H A D | Decl.h | 2629 if (auto *TRC = getTrailingRequiresClause()) getAssociatedConstraints() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaTemplateVariadic.cpp | 976 if (Expr *TRC = D.getTrailingRequiresClause()) containsUnexpandedParameterPacks() local
|
| H A D | SemaLambda.cpp | 1457 if (Expr *TRC = Method->getTrailingRequiresClause()) { ActOnStartOfLambdaDefinition() local
|
| H A D | SemaLookup.cpp | 5495 CorrectTypoDelayed(const DeclarationNameInfo & TypoName,Sema::LookupNameKind LookupKind,Scope * S,CXXScopeSpec * SS,CorrectionCandidateCallback & CCC,TypoDiagnosticGenerator TDG,TypoRecoveryCallback TRC,CorrectTypoKind Mode,DeclContext * MemberContext,bool EnteringContext,const ObjCObjectPointerType * OPT) CorrectTypoDelayed() argument
5860 createDelayedTypo(std::unique_ptr<TypoCorrectionConsumer> TCC,TypoDiagnosticGenerator TDG,TypoRecoveryCallback TRC,SourceLocation TypoLoc) createDelayedTypo() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMIPeephole.cpp | 1152 const TargetRegisterClass *TRC = MI.getOpcode() == PPC::ADD8 simplifyCode() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 1378 isOfRegClass(const TargetInstrInfo::RegSubRegPair & P,const TargetRegisterClass & TRC,MachineRegisterInfo & MRI) isOfRegClass() argument
|
| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 80 DstOp(const TargetRegisterClass * TRC) DstOp() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 4116 const TargetRegisterClass *TRC = ::getRegClass(MI, Reg); isHForm() local
4130 const TargetRegisterClass *TRC = ::getRegClass(MI, Reg); isQForm() local
4175 const TargetRegisterClass *TRC = ::getRegClass(MI, Reg); isFpOrNEON() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 1794 const TargetRegisterClass *TRC = SelectInlineAsmMemoryOperand() local
|
| /freebsd-src/contrib/llvm-project/clang/lib/AST/ |
| H A D | DeclTemplate.cpp | 274 if (const Expr *TRC = FD->getTrailingRequiresClause()) in getAssociatedConstraints() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 2102 const TargetRegisterClass *TRC; createVR() local
|
| /freebsd-src/contrib/llvm-project/clang/include/clang/Sema/ |
| H A D | DeclSpec.h | 2548 setTrailingRequiresClause(Expr * TRC) setTrailingRequiresClause() argument
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | InstrRefBasedImpl.cpp | 1529 const TargetRegisterClass *TRC = nullptr; getValueForInstrRef() local
|