| /llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
| H A D | PointerSubChecker.cpp | 67 const MemRegion *SuperReg = ElemReg->getSuperRegion(); checkArrayBounds() local
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 1597 SDValue SuperReg = SDValue(Ld, 0); SelectLoad() local
1633 SDValue SuperReg = SDValue(Ld, 1); SelectPostLoad() local
1743 SDValue SuperReg = SDValue(WhilePair, 0); SelectPExtPair() local
1759 SDValue SuperReg = SDValue(WhilePair, 0); SelectWhilePair() local
1775 SDValue SuperReg = SDValue(Intrinsic, 0); SelectCVTIntrinsic() local
1814 SDValue SuperReg = SDValue(Intrinsic, 0); SelectDestructiveMultiIntrinsic() local
1844 SDValue SuperReg = SDValue(Load, 0); SelectPredicatedLoad() local
1879 SDValue SuperReg = SDValue(Load, 0); SelectContiguousMultiVectorLoad() local
1913 SDValue SuperReg = SDValue(Instruction, 0); SelectMultiVectorLuti() local
1938 SDValue SuperReg = SDValue(Intrinsic, 0); SelectClamp() local
2067 SDValue SuperReg = SDValue(Res, 0); SelectUnaryMultiIntrinsic() local
2215 SDValue SuperReg = SDValue(Ld, 0); SelectLoadLane() local
2263 SDValue SuperReg = SDValue(Ld, 1); SelectPostLoadLane() local
[all...] |
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | CriticalAntiDepBreaker.cpp | 243 for (MCPhysReg SuperReg : TRI->superregs(Reg)) { in PrescanInstruction() local
|
| H A D | AggressiveAntiDepBreaker.cpp | 536 FindSuitableFreeRegisters(unsigned SuperReg,unsigned AntiDepGroupIndex,RenameOrderType & RenameOrder,std::map<unsigned,unsigned> & RenameMap) FindSuitableFreeRegisters() argument
[all...] |
| H A D | PrologEpilogInserter.cpp | 444 for (const MCPhysReg &SuperReg : RegInfo->superregs(Reg)) { assignCalleeSavedSpillSlots() local
|
| /llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 368 SDValue SuperReg = SDValue(Load, 0); selectVLSEG() local
409 SDValue SuperReg = SDValue(Load, 0); selectVLSEGFF() local
461 SDValue SuperReg = SDValue(Load, 0); selectVLXSEG() local
|
| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 2243 SDValue SuperReg = SDValue(VLd, 0); SelectVLD() local
2492 SDValue SuperReg; SelectVLDSTLane() local
3065 SDValue SuperReg = SDValue(VLdDup, 0); SelectVLDDup() local
[all...] |
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFrameLowering.cpp | 233 Register SuperReg; member in llvm::PrologEpilogSGPRSpillBuilder
[all...] |
| H A D | SIRegisterInfo.cpp | 80 Register SuperReg; global() member
[all...] |
| H A D | SIInstrInfo.cpp | 5652 buildExtractSubReg(MachineBasicBlock::iterator MI,MachineRegisterInfo & MRI,const MachineOperand & SuperReg,const TargetRegisterClass * SuperRC,unsigned SubIdx,const TargetRegisterClass * SubRC) const buildExtractSubReg() argument
|
| /llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 1687 MCRegister SuperReg = copyPhysReg() local
1696 MCRegister SuperReg = copyPhysReg() local
|