| /freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 141 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} in SrcOp() function
148 SrcOp(unsigned) = delete; in SrcOp() function
138 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} SrcOp() function
139 SrcOp(const MachineOperand &Op) : Reg(Op.getReg()), Ty(SrcType::Ty_Reg) {} SrcOp() function
140 SrcOp(const MachineInstrBuilder &MIB) : SrcMIB(MIB), Ty(SrcType::Ty_MIB) {} SrcOp() function
147 SrcOp(uint64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} SrcOp() function
[all...] |
| H A D | LegalizationArtifactCombiner.h | 1105 unsigned SrcOp = SrcDef->getOpcode(); tryCombineUnmergeValues() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVInstrInfo.cpp | 240 auto SrcOp = I->getOperand(1); copyPhysReg() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineNegator.cpp | 248 Value *SrcOp = I->getOperand(0); visitImpl() local
|
| H A D | InstCombineCasts.cpp | 1134 if (auto *SrcOp = dyn_cast<Instruction>(Src)) visitZExt() local
1956 Value *SrcOp = CI.getPointerOperand(); visitPtrToInt() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRDFOpt.cpp | 141 const MachineOperand &SrcOp = MI->getOperand(1); INITIALIZE_PASS_DEPENDENCY() local
|
| H A D | HexagonExpandCondsets.cpp | 644 MachineInstr *HexagonExpandCondsets::genCondTfrFor(MachineOperand &SrcOp, in genCondTfrFor() argument
[all...] |
| H A D | HexagonFrameLowering.cpp | 2409 MachineOperand &SrcOp = SI.getOperand(2); optimizeSpillSlots() local
|
| H A D | HexagonBitSimplify.cpp | 2570 const MachineOperand &SrcOp = MI->getOperand(1); simplifyExtractLow() local
|
| H A D | HexagonInstrInfo.cpp | 1208 const MachineOperand &SrcOp = MI.getOperand(2); expandPostRAPseudo() local
|
| H A D | HexagonISelDAGToDAGHVX.cpp | 1352 unsigned SrcOp = SegList[0] / 2; in packs() local
|
| /freebsd-src/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | CodeGenInstruction.cpp | |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SelectionDAGInfo.cpp | 72 auto *SrcOp = EmitMOPS() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | InlineSpiller.cpp | 261 const MachineOperand &SrcOp = MI.getOperand(1); in isCopyOf() local
291 const MachineOperand &SrcOp = *CopyInst->Source; in isCopyOfBundle() local
|
| H A D | MachineVerifier.cpp | 1497 const MachineOperand &SrcOp = MI->getOperand(1); verifyPreISelGenericInstruction() local
1519 const MachineOperand &SrcOp = MI->getOperand(2); verifyPreISelGenericInstruction() local
1942 const MachineOperand &SrcOp = MI->getOperand(1); visitMachineInstrBefore() local
[all...] |
| H A D | MachineScheduler.cpp | 2045 const MachineOperand &SrcOp = Copy->getOperand(1); constrainLocalCopy() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILowerControlFlow.cpp | 588 (SrcOp.getReg().isVirtual() || SrcOp.getReg() == Exec)) in findMaskOperands() local
|
| H A D | SIInstrInfo.cpp | 2195 isUInt<32>(SrcOp.getImm())) in expandPostRAPseudo() local
2132 const MachineOperand &SrcOp = MI.getOperand(1); expandPostRAPseudo() local
2625 const MachineOperand &SrcOp = MI.getOperand(I); expandMovDPP64() local
5201 const MachineOperand &SrcOp = MI.getOperand(1); verifyInstruction() local
9536 const MachineOperand &SrcOp = MI.getOperand(I); getInstructionUniformity() local
9696 MachineOperand *SrcOp = &Def->getOperand(1); optimizeCompareInstr() local
[all...] |
| H A D | SIFoldOperands.cpp | 1471 auto &SrcOp = InstToErase->getOperand(1); tryFoldFoldableCopy() local
|
| H A D | AMDGPULegalizerInfo.cpp | 6019 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); packImage16bitOpsToDwords() local
6076 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); convertImageAddrToPacked() local
6091 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); convertImageAddrToPacked() local
6249 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); legalizeImageIntrinsic() local
[all...] |
| H A D | AMDGPURegisterBankInfo.cpp | 3522 const MachineOperand &SrcOp = MI.getOperand(i); getDefaultMappingSOP() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Linker/ |
| H A D | IRMover.cpp | 1291 MDNode *SrcOp = SrcModFlags->getOperand(I); linkModuleFlagsMetadata() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 1758 EmitStackConvert(SDValue SrcOp,EVT SlotVT,EVT DestVT,const SDLoc & dl) EmitStackConvert() argument
1763 EmitStackConvert(SDValue SrcOp,EVT SlotVT,EVT DestVT,const SDLoc & dl,SDValue Chain) EmitStackConvert() argument
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | InstrRefBasedImpl.cpp | 896 ResolvedDbgOp SrcOp(Src); transferMlocs() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 7872 SDValue SrcOp = Op.getOperand(1); computeKnownBitsForTargetNode() local
7891 SDValue SrcOp = Op.getOperand(0); computeKnownBitsForTargetNode() local
|