| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonOptimizeSZextends.cpp | 113 Instruction *Shl = dyn_cast<Instruction>(Ashr->getOperand(0)); in runOnFunction() local
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineMulDivRem.cpp | 170 return Builder.CreateAdd(Shl, FrX, Mul.getName(), HasNUW, PropagateNSW); in foldMulShl1() local
230 assert(Shl && "Constant folding of immediate constants failed"); in visitMul() local
181 Value *Shl = Builder.CreateShl(FrX, Z, "mulshl"); foldMulShl1() local
245 BinaryOperator *Shl = BinaryOperator::CreateShl(NewOp, NewCst); visitMul() local
536 BinaryOperator *Shl = BinaryOperator::CreateShl(Op1, Res); visitMul() local
545 BinaryOperator *Shl = BinaryOperator::CreateShl(Op0, Res); visitMul() local
1092 auto *Shl = cast<OverflowingBinaryOperator>(Op1); foldIDivShl() local
1102 Value *Shl = Builder.CreateShl(ConstantInt::get(Ty, 1), Z); foldIDivShl() local
[all...] |
| H A D | InstCombineSimplifyDemanded.cpp | 615 Instruction *Shl = BinaryOperator::CreateShl(I->getOperand(0), ShiftC); SimplifyDemandedUseBits() local
761 Instruction *Shl = BinaryOperator::CreateShl(NewC, X); SimplifyDemandedUseBits() local
1323 simplifyShrShlDemandedBits(Instruction * Shr,const APInt & ShrOp1,Instruction * Shl,const APInt & ShlOp1,const APInt & DemandedMask,KnownBits & Known) simplifyShrShlDemandedBits() argument
[all...] |
| H A D | InstCombineAddSub.cpp | 1525 auto *Shl = BinaryOperator::CreateShl(LHS, ConstantInt::get(Ty, 1)); visitAdd() local
1686 Value *Shl = Builder.CreateShl(A, ShiftAmtC); visitAdd() local
|
| H A D | InstCombineCompares.cpp | 2230 foldICmpShlOne(ICmpInst & Cmp,Instruction * Shl,const APInt & C) foldICmpShlOne() argument
2275 foldICmpShlConstant(ICmpInst & Cmp,BinaryOperator * Shl,const APInt & C) foldICmpShlConstant() argument
[all...] |
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | ExpandLargeFpConvert.cpp | 210 Value *Mul16 = Builder.CreateMul(Shl, Sign); in expandFPToI() local
392 Value *Shl = expandIToFP() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypes.h | 285 SDValue Shl = DAG.getNode(ISD::VP_SHL, dl, VT, Op, ShiftCst, Mask, EVL); in VPSExtPromotedInteger() local
|
| H A D | TargetLowering.cpp | 2780 SDValue Shl = TLO.DAG.getNode(ISD::SHL, dl, VT, Op.getOperand(0), AmtC); SimplifyDemandedBits() local
2886 SDValue Shl = TLO.DAG.getNode(ISD::SHL, dl, VT, X, ShlAmtC); SimplifyDemandedBits() local
9006 APInt Shl = DeBruijn.shl(i); CTTZTableLookup() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelperVectorOps.cpp | 467 GShl *Shl = cast<GShl>(MRI.getVRegDef(MO.getReg())); matchShlOfVScale() local
|
| H A D | LegalizerHelper.cpp | 1865 auto Shl = MIRBuilder.buildShl(WideTy, ZextInput, ShiftAmt); widenScalarMergeValues() local
6477 auto Shl = B.buildShl(Ty, ResTmp, ShiftC); lowerBitCount() local
7003 auto Shl = MIRBuilder.buildShl(DstTy, R, SubExponent); lowerFPTOSI() local
7355 auto Shl = MIRBuilder.buildShl(WideTy, ZextInput, ShiftAmt); lowerMergeValues() local
|
| /llvm-project/llvm/unittests/FuzzMutate/ |
| H A D | StrategiesTest.cpp | 243 TEST(InstModificationIRStrategyTest, Shl) { in TEST() argument
|
| /llvm-project/llvm/unittests/Analysis/ |
| H A D | ScalarEvolutionTest.cpp | 934 auto *Shl = BinaryOperator::CreateShl(Phi, Int64_32, "", Br->getIterator()); in TEST_F() local
990 auto *Shl = BinaryOperator::CreateShl(Phi, Int32_16, "", Br); TEST_F() local
|
| /llvm-project/llvm/unittests/CodeGen/GlobalISel/ |
| H A D | PatternMatchTest.cpp | 209 auto Shl = B.buildShl(s64, Copies[0], TruncCopy1); in TEST_F() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstCombineIntrinsic.cpp | 719 Value *Shl = IC.Builder.CreateShl(Src, IntSize - Offset - Width); instCombineIntrinsic() local
|
| H A D | AMDGPULowerBufferFatPointers.cpp | 1307 Value *Shl = IRB.CreateShl( visitPtrToIntInst() local
|
| H A D | AMDGPUISelLowering.cpp | 3763 uint32_t Shl = static_cast<uint32_t>(Src0) << (32 - Offset - Width); constantFoldBFE() local
4036 SDValue Shl = DAG.getNode(ISD::SHL, SL, XVT, X, SDValue(RHS, 0)); performShlCombine() local
|
| H A D | AMDGPUISelDAGToDAG.cpp | 2286 const SDValue &Shl = N->getOperand(0); SelectS_BFEFromShifts() local
|
| /llvm-project/llvm/bindings/ocaml/llvm/ |
| H A D | llvm.ml | 203 | Shl Constructor
|
| H A D | llvm.mli | 229 | Shl (** Logical Operators *) Constructor
|
| /llvm-project/llvm/include/llvm/MC/ |
| H A D | MCExpr.h | 510 Shl, ///< Shift left. global() enumerator
|
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | Reassociate.cpp | 1031 ConvertShiftToMul(Instruction * Shl) ConvertShiftToMul() argument
[all...] |
| /llvm-project/llvm/unittests/ADT/ |
| H A D | APIntTest.cpp | 35 APInt Shl = One.shl(0); TEST() local
|
| /llvm-project/clang/lib/AST/Interp/ |
| H A D | Interp.h | |
| /llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 9921 SDValue Shl = DAG.getNode(PPCISD::VECSHL, dl, MVT::v16i8, V2, V2, lowerToVINSERTB() local
10029 SDValue Shl = DAG.getNode(PPCISD::VECSHL, dl, MVT::v16i8, V2, V2, lowerToVINSERTH() local
10246 SDValue Shl = DAG.getNode(PPCISD::VECSHL, dl, MVT::v4i32, Conv2, Conv2, LowerVECTOR_SHUFFLE() local
10280 SDValue Shl = DAG.getNode(PPCISD::VECSHL, dl, MVT::v4i32, Conv1, Conv2, LowerVECTOR_SHUFFLE() local
|
| /llvm-project/llvm/unittests/IR/ |
| H A D | ConstantRangeTest.cpp | 1439 TEST_F(ConstantRangeTest,Shl) TEST_F() argument
[all...] |