Home
last modified time | relevance | path

Searched defs:SQ_DPP_ROW_SL5 (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_enum.h3552 #define SQ_DPP_ROW_SL5 0x105 macro
H A Dgfx_8_1_enum.h3570 #define SQ_DPP_ROW_SL5 0x105 macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/
H A Dvega10_enum.h18182 #define SQ_DPP_ROW_SL5 0x00000105 macro