Home
last modified time | relevance | path

Searched defs:RI (Results 1 – 25 of 219) sorted by relevance

123456789

/llvm-project/llvm/lib/Analysis/
H A DRegionPrinter.cpp107 for (const auto &RI : R) in printRegionCluster() local
110 const RegionInfo &RI = *static_cast<const RegionInfo*>(R.getRegionInfo()); in printRegionCluster() local
219 static void viewRegionInfo(RegionInfo *RI, bool ShortNames) { in viewRegionInfo()
244 void llvm::viewRegion(RegionInfo *RI) { viewRegionInfo(RI, false); } in viewRegion()
250 void llvm::viewRegionOnly(RegionInfo *RI) { viewRegionInfo(RI, true); } in viewRegionOnly()
/llvm-project/libcxx/test/std/iterators/predef.iterators/reverse.iterators/reverse.iter.nonmember/
H A Diter_move.pass.cpp76 using RI = std::reverse_iterator<ThrowingCopyNoexceptDecrement>; in test() typedef
101 using RI = std::reverse_iterator<NoexceptCopyThrowingDecrement>; in test() typedef
126 using RI = std::reverse_iterator<NoexceptCopyAndDecrement>; in test() typedef
/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEInstrInfo.h22 const MipsSERegisterInfo RI; variable
H A DMips16InstrInfo.h28 const Mips16RegisterInfo RI; variable
/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrInfo.h23 ARMRegisterInfo RI; variable
H A DThumb1InstrInfo.h23 ThumbRegisterInfo RI; variable
H A DThumb2InstrInfo.h23 ThumbRegisterInfo RI; variable
/llvm-project/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.h25 const XCoreRegisterInfo RI; variable
/llvm-project/llvm/lib/Target/BPF/
H A DBPFInstrInfo.h25 const BPFRegisterInfo RI; variable
/llvm-project/llvm/lib/CodeGen/
H A DDwarfEHPrepare.cpp93 Value *V = RI->getOperand(0); in GetExceptionObject() argument
138 for (auto *RI : Resumes) { pruneUnreachableResumes() local
157 ResumeInst *RI = Resumes[I]; pruneUnreachableResumes() local
179 if (auto *RI = dyn_cast<ResumeInst>(BB.getTerminator())) InsertUnwindResumeCalls() local
243 ResumeInst *RI = Resumes.front(); InsertUnwindResumeCalls() local
[all...]
H A DTargetFrameLoweringImpl.cpp52 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); getFrameIndexReference() local
166 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); getDwarfFrameBase() local
/llvm-project/polly/lib/CodeGen/
H A DUtils.cpp33 LoopInfo *LI, RegionInfo *RI) { in splitEdge() argument
79 RegionInfo &RI, LoopInfo &LI) { in executeScopConditionally() argument
[all...]
H A DCodeGeneration.cpp107 fixRegionInfo(Function & F,Region & ParentRegion,RegionInfo & RI) fixRegionInfo() argument
171 generateCode(Scop & S,IslAstInfo & AI,LoopInfo & LI,DominatorTree & DT,ScalarEvolution & SE,RegionInfo & RI) generateCode() argument
320 RegionInfo *RI; global() member in __anon3df200430111::CodeGeneration
[all...]
/llvm-project/llvm/lib/Target/ARC/
H A DARCInstrInfo.h27 const ARCRegisterInfo RI; variable
/llvm-project/llvm/tools/llvm-diff/lib/
H A DDifferenceEngine.cpp305 BasicBlock::const_iterator RI = R->begin(); in diff() local
390 const PHINode &RI = cast<PHINode>(*R); in diff() local
423 const InvokeInst &RI = cast<InvokeInst>(*R); diff() local
435 const CallBrInst &RI = cast<CallBrInst>(*R); diff() local
456 const BranchInst *RI = cast<BranchInst>(R); diff() local
474 const IndirectBrInst *RI = cast<IndirectBrInst>(R); diff() local
494 const SwitchInst *RI = cast<SwitchInst>(R); diff() local
775 RI = R->arg_begin(), RE = R->arg_end(); diff() local
823 for (BasicBlock::const_iterator RI = RStart; RI != RE; ++RI) { runBlockDiff() local
855 BasicBlock::const_iterator LI = LStart, RI = RStart; runBlockDiff() local
[all...]
/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.h39 const WebAssemblyRegisterInfo RI; variable
/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVInstrInfo.h25 const SPIRVRegisterInfo RI; variable
/llvm-project/llvm/unittests/ADT/
H A DIListIteratorTest.cpp23 simple_ilist<Node>::reverse_iterator RI; in TEST() local
55 simple_ilist<Node>::reverse_iterator RI; in TEST() local
128 auto RI = L.rbegin(); in TEST() local
/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.h27 const MSP430RegisterInfo RI; variable
/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaInstrInfo.h32 const XtensaRegisterInfo RI; variable
/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600FrameLowering.cpp22 const R600RegisterInfo *RI in getFrameIndexReference() local
/llvm-project/llvm/lib/XRay/
H A DFDRRecordProducer.cpp102 RecordInitializer RI(E, OffsetPtr); in findNextBufferExtent() local
172 RecordInitializer RI(E, OffsetPtr); in produce() local
/llvm-project/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.h39 const SparcRegisterInfo RI; variable
/llvm-project/llvm/lib/Object/
H A DObject.cpp330 uint64_t LLVMGetRelocationOffset(LLVMRelocationIteratorRef RI) { in LLVMGetRelocationOffset()
334 LLVMSymbolIteratorRef LLVMGetRelocationSymbol(LLVMRelocationIteratorRef RI) { in LLVMGetRelocationSymbol()
339 uint64_t LLVMGetRelocationType(LLVMRelocationIteratorRef RI) { in LLVMGetRelocationType()
344 const char *LLVMGetRelocationTypeName(LLVMRelocationIteratorRef RI) { in LLVMGetRelocationTypeName()
353 const char *LLVMGetRelocationValueString(LLVMRelocationIteratorRef RI) { in LLVMGetRelocationValueString()
/llvm-project/llvm/lib/Transforms/Instrumentation/
H A DControlHeightReduction.cpp148 assert(RI.R && "Null RegionIn"); in CHRScope() argument
223 TailRegionSet.insert(RI.R); in split() local
218 __anonf9fc18ab0202(const RegInfo &RI) split() argument
235 __anonf9fc18ab0402(const RegInfo &RI) split() argument
250 for (const RegInfo &RI : RegInfos) contains() local
377 RegionInfo &RI; global() member in __anonf9fc18ab0111::CHR
448 for (const RegInfo &RI : RegInfos) { print() local
679 getBranchInsertPoint(RegInfo & RI) getBranchInsertPoint() argument
772 RegInfo RI(R); findScope() local
819 __anonf9fc18ab0602(RegInfo &RI) findScope() argument
834 RegInfo RI(R); findScope() local
874 RegInfo &RI = Scope->RegInfos[0]; checkScopeHoistable() local
1025 getCHRConditionValuesForRegion(RegInfo & RI) getCHRConditionValuesForRegion() argument
1485 for (const RegInfo &RI : Scope->CHRRegions) { hoistScopeConditions() local
1621 __anonf9fc18ab0e02(RegInfo &RI, CHRScope *Scope) assertCHRRegionsHaveBiasedBranchOrSelect() argument
2092 auto &RI = FAM.getResult<RegionInfoAnalysis>(F); run() local
[all...]

123456789